Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 036148/0390 | |
| Pages: | 10 |
| | Recorded: | 07/21/2015 | | |
| Attorney Dkt #: | IOSEP009CIP2 |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 029347 FRAME 0034. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNEE NAME SHOULD BE "IO SEMICONDUCTOR INCORPORATED". |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13684623
|
Filing Dt:
|
11/26/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
|
Title:
|
TRAP RICH LAYER FORMATION TECHNIQUES FOR SEMICONDUCTOR DEVICES
|
|
|
Assignee
|
|
|
|
|
| 4350 EXECUTIVE DRIVE, SUITE 200 |
| SAN DIEGO, CALIFORNIA 92121 |
|
|
Correspondence name and address
|
| |
ERIC SCHEUERLEIN
|
| |
THE MUELLER LAW OFFICE
|
| |
12707 HIGH BLUFF DR STE 200
|
| |
SAN DIEGO, CA 92130
|
Search Results as of:
05/15/2024 01:14 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
