Total properties:
178
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08248754
|
Filing Dt:
|
05/25/1994
|
|
Title:
|
PROCESS FOR ANISOTROPICALLY ETCHING SEMICONDUCTOR MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08341892
|
Filing Dt:
|
11/15/1994
|
|
Title:
|
METHOD FOR FORMING A TWO-LAYERED POLYSILICON GATER ELECTRODE IN A SEMICONDUCTOR DEVICE USING GRAIN BOUNDARIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08494645
|
Filing Dt:
|
06/23/1995
|
|
Title:
|
WIRING STRUCTURE FOR SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08495270
|
Filing Dt:
|
06/27/1995
|
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR MEMORY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08576752
|
Filing Dt:
|
12/21/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08587744
|
Filing Dt:
|
01/19/1996
|
|
Title:
|
INTERCONNECTION STRUCTURE FOR ATTACHING A SEMICONDUCTOR DEVICE TO A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08656164
|
Filing Dt:
|
05/31/1996
|
|
Title:
|
RENUMBERED ARRAY ARCHITECTURE FOR MULTI-ARRAY MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08669746
|
Filing Dt:
|
06/26/1996
|
|
Title:
|
SENSE AMPLIFIER WITH LOW POWER IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08670592
|
Filing Dt:
|
06/26/1996
|
|
Title:
|
METHOD FOR FABRICATING A CAPACITOR OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08708742
|
Filing Dt:
|
09/05/1996
|
|
Title:
|
METHOD FOR MANUFACTURING MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08727852
|
Filing Dt:
|
10/04/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08744805
|
Filing Dt:
|
11/06/1996
|
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE HAVING A TAPERED CONTACT HOLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08757161
|
Filing Dt:
|
11/27/1996
|
|
Title:
|
METHOD FOR REMOVING DEFECTS BY ION IMPLANTATION USING MEDIUM TEMPERATURE OXIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1998
|
Application #:
|
08757246
|
Filing Dt:
|
11/27/1996
|
|
Title:
|
METHOD FOR FABRICATING A CAPACITOR OF A SEMICONDUCTOR DEVICE AND THE STRUCTURE OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08764083
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
SUB WORD LINE DRIVING CIRCUIT AND A SEMICONDUCTOR MEMORY DEVICE USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08772851
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR MEMORY DEVICE CONTAINING CMOS TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
08773174
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08774824
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
THIN FILM TRANSISTOR FOR ANTISTATIC CIRCUIT AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08796219
|
Filing Dt:
|
02/07/1997
|
|
Title:
|
SYNCHRONOUS MEMORY DEVICE HAVING DUAL INPUT REGISTERS OF PIPELINE STRUCTURE IN DATA PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
08824879
|
Filing Dt:
|
03/26/1997
|
|
Title:
|
METHOD FOR FORMING AN OXYNITRIDE FILM IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08828817
|
Filing Dt:
|
02/06/1997
|
|
Title:
|
WORD LINE DRIVER FOR SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08847811
|
Filing Dt:
|
04/25/1997
|
|
Title:
|
METHOD FOR FORMING CONTACT HOLE OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08850247
|
Filing Dt:
|
05/02/1997
|
|
Title:
|
METHOD AND CIRCUIT FOR GENERATING INTERNAL PULSE SIGNALS IN SYNCHRONOUS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08854069
|
Filing Dt:
|
05/08/1997
|
|
Title:
|
INTERCONNECTION STRUCTURE FOR ATTACHING A SEMICONDUCTOR TO SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08862926
|
Filing Dt:
|
05/27/1997
|
|
Title:
|
WIRING STRUCTURE FOR SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
08885035
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
A SEMICONDUCTOR MEMEORY DEVICE HAVING PLURAL MEMORY CELL
ARRAYS DIVIDED INTO PLURAL BANK SECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08887280
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
SUB WORD LINE DRIVING CIRCUIT AND A SEMICONDUCTOR MEMORY DEVICE USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08898574
|
Filing Dt:
|
07/22/1997
|
|
Title:
|
A TRENCH ISOLATION STRUCTURE OF A SEMICONDUCTOR DEVICE AND A METHOD FOR THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08923108
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
METHOD FOR ISOLATING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08923141
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
A METHOD FOR DEVELOPING SHALLOW TRENCH ISOLATION IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08925060
|
Filing Dt:
|
09/09/1997
|
|
Title:
|
METHOD FOR FABRICATING A CAPACITOR OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08943184
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
CLOCK SIGNAL PHASE COMPARATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08957781
|
Filing Dt:
|
10/24/1997
|
|
Title:
|
LOW VOLTAGE TRANSISTOR STRUCTURE HAVING A GROOVED GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08960081
|
Filing Dt:
|
10/24/1997
|
|
Title:
|
SEMICONDUCTOR APPARATUS HAVING A LEADFRAME WITH COATED LEADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08961544
|
Filing Dt:
|
10/30/1997
|
|
Title:
|
MEMORY DEVICE HAVING DIVIDED GLOBAL BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
08966703
|
Filing Dt:
|
11/10/1997
|
|
Title:
|
SEMICONDUCTOR CHIP PACKAGE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08979235
|
Filing Dt:
|
11/26/1997
|
|
Title:
|
A METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08991618
|
Filing Dt:
|
12/16/1997
|
|
Title:
|
CELL ARRAY AND SENSE AMPLIFIER STRUCTURE EXHIBITING IMPROVED NOISE CHARACTERISTIC AND REDUCED SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09006479
|
Filing Dt:
|
01/13/1998
|
|
Title:
|
METHOD FOR FABRICATING FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09013095
|
Filing Dt:
|
01/26/1998
|
|
Title:
|
PLANARIZATION METHOD FOR A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
09057537
|
Filing Dt:
|
04/09/1998
|
|
Title:
|
METHOD OF FABRICATION A SOURCE/DRAIN WITH LDD AND HALO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09060981
|
Filing Dt:
|
04/15/1998
|
|
Title:
|
BALL GRID ARRAY PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09065487
|
Filing Dt:
|
04/24/1998
|
|
Title:
|
METHOD OF FABRICATING GATE ELECTRODES OF TWIN-WELL CMOS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09106308
|
Filing Dt:
|
06/29/1998
|
|
Title:
|
SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09127443
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
THIN FILM TRANSISTOR FOR ANTISTATIC CIRCUIT AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09143096
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
METHOD FOR MANUFACTURING A CAPACITOR OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09151601
|
Filing Dt:
|
09/11/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09168886
|
Filing Dt:
|
10/09/1998
|
|
Title:
|
METHOD FOR FABRICATING A SURFACE MOUNTING TYPE SEMICONDUCTOR CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09182943
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
WORD LINE DRIVER FOR SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09186354
|
Filing Dt:
|
11/05/1998
|
|
Title:
|
METHOD OF PREVENTING BOWING IN A VIA FORMATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09195202
|
Filing Dt:
|
11/18/1998
|
|
Title:
|
ADJUSABLE SUBSTRATE VOLTAGE APPLYING CIRCUIT OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09196121
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
DELAY LOCKED LOOP DEVICE OF THE SEMICONDUCTOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09216874
|
Filing Dt:
|
12/21/1998
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2014
|
Application #:
|
09217574
|
Filing Dt:
|
12/14/2010
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING IMPROVED ON-OFF CURRENT CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09239152
|
Filing Dt:
|
01/28/1999
|
|
Title:
|
STACKABLE BALL GRID ARRAY SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09243469
|
Filing Dt:
|
02/03/1999
|
|
Title:
|
CIRCUIT FOR STANDBY CURRENT REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09290399
|
Filing Dt:
|
04/13/1999
|
|
Title:
|
PLURAL MEMORY BANKS MEMORY DEVICE THAT CAN SIMULTANEOUSLY READ
FROM OR WRITE TO ALL OF THE MEMORY BANKS DURING TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09295403
|
Filing Dt:
|
04/21/1999
|
|
Title:
|
PHASE SPLITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09317113
|
Filing Dt:
|
05/24/1999
|
|
Title:
|
SENSE AMPLIFIER DRIVING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09326694
|
Filing Dt:
|
06/07/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE FOR IMPROVING SHORT CHANNEL EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09336698
|
Filing Dt:
|
06/21/1999
|
|
Title:
|
METHOD FOR FABRICATING A CAPACITOR OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09362210
|
Filing Dt:
|
07/28/1999
|
|
Title:
|
METHOD OF FORMING CAPACITOR OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09397136
|
Filing Dt:
|
09/16/1999
|
|
Title:
|
METHOD FOR FABRICATING CONTACT PAD FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09410613
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
ETCH BARRIER STRUCTURE OF A SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09415267
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
SEMICONDUCTOR CHIP PACKAGE AND METHOD OF FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09417775
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09427272
|
Filing Dt:
|
10/26/1999
|
|
Title:
|
ANALOG MIXED DIGITAL DLL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09434520
|
Filing Dt:
|
11/05/1999
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09441206
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
IMPURITY ION SEGREGATION PRECLUDING LAYER, FABRICATION METHOD THEREOF, ISOLATION STRUCTURE FOR SEMICONDUCTOR DEVICE USING THE IMPURITY ION SEGREGATION PRECLUDING LAYER AND FABRICATING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09442736
|
Filing Dt:
|
11/18/1999
|
|
Title:
|
METHOD FOR FORMING GATE OXIDE FILM IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09451852
|
Filing Dt:
|
12/01/1999
|
|
Title:
|
A SEMICONDUCTOR MEMORY ARRAY LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09457340
|
Filing Dt:
|
12/08/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CAPACITOR AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09461718
|
Filing Dt:
|
12/16/1999
|
|
Title:
|
APPARATUS AND METHOD FOR PERFORMING DATA READ OPERATION IN DDR SDRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09469131
|
Filing Dt:
|
12/21/1999
|
|
Title:
|
MULTI-CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09476380
|
Filing Dt:
|
01/03/2000
|
|
Title:
|
DELAY LOCKED LOOP USING BIDIRECTIONAL DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09604762
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
Semiconductor chip package and method for fabricating the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09606874
|
Filing Dt:
|
06/28/2000
|
|
Title:
|
Method for forming multi-layer interconnection of a semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09710958
|
Filing Dt:
|
11/14/2000
|
|
Title:
|
Method for fabricating a semiconductor memory device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09721636
|
Filing Dt:
|
11/27/2000
|
|
Title:
|
METHOD OF FORMING A GATE ELECTRODE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09742170
|
Filing Dt:
|
12/19/2000
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCORPORATING THEREIN RUTHENIUM ELECTRODE AND METHOD FOR THE MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09742816
|
Filing Dt:
|
12/19/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Title:
|
DELAY LOCKED LOOP FOR USE IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09747886
|
Filing Dt:
|
12/22/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
DELAY LOCKED LOOP WITH DELAY CONTROL UNIT FOR NOISE ELIMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09749621
|
Filing Dt:
|
12/28/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING CAPACITOR STRUCTURE FORMED IN PROXIMITY TO CORRESPONDING TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09750017
|
Filing Dt:
|
12/29/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
|
Title:
|
COLUMN TRANSISTOR FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09750228
|
Filing Dt:
|
12/29/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A PLURALITY OF BANKS SHARING A COLUMN CONTROL UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09751842
|
Filing Dt:
|
01/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09798942
|
Filing Dt:
|
03/06/2001
|
|
Title:
|
Method for forming a gate electrode on a semiconductor substrate
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09867584
|
Filing Dt:
|
05/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
Semiconductor device and method for fabricating the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09874505
|
Filing Dt:
|
06/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
METHOD OF FORMING A METAL WIRING IN A SEMICONDUCTOR DEVICE WITH COPPER SEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09883188
|
Filing Dt:
|
06/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
METHOD FOR MAKING HIGH K DIELECTRIC GATE FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09884052
|
Filing Dt:
|
06/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
MOSFET DEVICE FABRICATION METHOD CAPABLE OF ALLOWING APPLICATION OF SELF-ALIGNED CONTACT PROCESS WHILE MAINTAINING METAL GATE TO HAVE UNIFORM THICKNESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09888905
|
Filing Dt:
|
06/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
DELAY LOCKED LOOP INCORPORATING A RING TYPE DELAY AND COUNTING ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09892550
|
Filing Dt:
|
06/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
SELF REFRESH CIRCUIT FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09922103
|
Filing Dt:
|
08/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
STACKABLE BALL GRID ARRAY SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09982841
|
Filing Dt:
|
10/18/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
|
Title:
|
METHOD OF FORMING DUAL-METAL GATES IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
10005877
|
Filing Dt:
|
12/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR CONTROLLING BUFFERS IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10013402
|
Filing Dt:
|
12/13/2001
|
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10024366
|
Filing Dt:
|
12/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
LOW POWER SEMICONDUCTOR MEMORY DEVICE HAVING A NORMAL MODE AND A PARTIAL ARRAY SELF REFRESH MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10028704
|
Filing Dt:
|
12/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
CIRCUIT FOR GENERATING INTERNAL ADDRESS IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10033509
|
Filing Dt:
|
12/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES WITH TITANIUM ALUMINUM NITRIDE WORK FUNCTION
|
|
