Total properties:
140
Page
1
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08340500
|
Filing Dt:
|
11/15/1994
|
Title:
|
UNIT CELL LAYOUT AND TRANSFER GATE DESIGN FOR HIGH DENSITY DRAMS HAVING A TRENCH CAPACITOR WITH SIGNAL ELECTRODE COMPOSED OF THREE DIFFENTLY DOPED POLYSILICON LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08386136
|
Filing Dt:
|
02/09/1995
|
Title:
|
PHOTORESISTS WHICH ARE SUITABLE FOR PRODUCING SUB-MICRON SIZE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08434955
|
Filing Dt:
|
05/04/1995
|
Title:
|
COPOLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08443298
|
Filing Dt:
|
05/17/1995
|
Title:
|
MULTILAYER PRINTED CIRCUIT BOARDS AND MULTICHIP-MODULE SUBSTRATES WITH LAYERS OF AMORPHOUS HYDROGENATED CARBON
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08495246
|
Filing Dt:
|
06/27/1995
|
Title:
|
CONNECTION AND BUILD-UP TECHNIQUE FOR MULTICHIP MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08498165
|
Filing Dt:
|
07/05/1995
|
Title:
|
MODULE BOARD INCLUDING CONDUCTOR TRACKS HAVING DISCONNECTABLE CONNECTING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08498687
|
Filing Dt:
|
07/03/1995
|
Title:
|
METHOD FOR HIERARCHIC LOGIC VERIFICATION OF VLSI CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08519669
|
Filing Dt:
|
08/25/1995
|
Title:
|
OFF-STATE GATE-OXIDE FIELD REDUCTION IN CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08527909
|
Filing Dt:
|
09/14/1995
|
Title:
|
ETCH CHAMBER HAVING THREE INDEPENDENTLY CONTROLLED ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08534776
|
Filing Dt:
|
09/27/1995
|
Title:
|
FORMATION OF SELF-ALIGNED OVERLAPPING BITLINE CONTACTS WITH SACRIFICIAL POLYSILICON FILL-IN STUD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08537915
|
Filing Dt:
|
10/31/1995
|
Title:
|
PROCESS FOR DEPOSITING A SURFACE-WIDE LAYER THROUGH A MASK AND OPTIONALLY CLOSING SAID MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08545647
|
Filing Dt:
|
11/03/1995
|
Title:
|
CONTACT STRUCTURE FOR VERTICAL CHIP CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08545650
|
Filing Dt:
|
11/03/1995
|
Title:
|
PROCESS FOR PRODUCING SEMICONDUCTOR COMPONENTS BETWEEN WHICH CONTACT IS MADE VERTICALLY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08549885
|
Filing Dt:
|
10/27/1995
|
Title:
|
INTEGRATED POLYSILICON DIODE CONTACT FOR GAIN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08563882
|
Filing Dt:
|
11/21/1995
|
Title:
|
TRANSISTOR ISOLATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08603409
|
Filing Dt:
|
02/20/1996
|
Title:
|
FLEXIBLE ECC/PARITY BIT ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08605901
|
Filing Dt:
|
02/23/1996
|
Title:
|
TEST CIRCUIT AND TESTING METHOD FOR FUNCTION TESTING OF ELECTRONIC CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08610046
|
Filing Dt:
|
03/04/1996
|
Title:
|
BOARD HAVING A PLURALITY OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08610047
|
Filing Dt:
|
03/04/1996
|
Title:
|
SEMICONDUCTOR MEMORY WITH CELLS COMBINED INTO INDIVIDUALLY ADDRESSABLE UNITS, AND METHOD FOR OPERATING SUCH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08610523
|
Filing Dt:
|
03/04/1996
|
Title:
|
SEMICONDUCTOR COMPONENT WITH PROTECTIVE STRUCTURE FOR PROTECTING AGAINST ELECTROSTATIC DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08617125
|
Filing Dt:
|
03/18/1996
|
Title:
|
AN INTEGRATED CIRCUIT BOARD WITH BUILT-IN TERMINAL CONNECTION TESTING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08618488
|
Filing Dt:
|
03/19/1996
|
Title:
|
METHODS FOR PRODUCING POLYBENZOXAZOL PRECURSORS AND CORRESPONDING RESIST SOLUTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08625840
|
Filing Dt:
|
04/01/1996
|
Title:
|
LOW POWER SENSE AMPLIFIER FOR GAIN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08626512
|
Filing Dt:
|
04/02/1996
|
Title:
|
SERIALLY ACCESSIBLE MEMORY MEANS WITH HIGH ERROR CORRECTABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08629184
|
Filing Dt:
|
04/08/1996
|
Title:
|
INTEGRATED SEMICONDUCTOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08642294
|
Filing Dt:
|
05/03/1996
|
Title:
|
PREVENTION OF ABNORMAL WSIX OXIDATION BY IN-SITU AMORPHOUS SILICON DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08645503
|
Filing Dt:
|
05/14/1996
|
Title:
|
DRAM CELL ARRANGEMENT AND METHOD FOR ITS MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08647154
|
Filing Dt:
|
05/09/1996
|
Title:
|
APPARATUS AND METHOD FOR CLEANING PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08647464
|
Filing Dt:
|
05/03/1996
|
Title:
|
INTEGRATED CIRCUIT AND METHOD FOR PRODUCING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/1997
|
Application #:
|
08648791
|
Filing Dt:
|
05/16/1996
|
Title:
|
UNIFORM TRENCH FILL RECESS BY MEANS OF ISOTROPIC ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08651305
|
Filing Dt:
|
05/23/1996
|
Title:
|
SEMICONDUCTOR ARRAY WITH SELF-ADJUSTED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08652915
|
Filing Dt:
|
05/20/1996
|
Title:
|
MEMORY APPARATUS WITH DYNAMIC MEMORY CELLS HAVING DIFFERENT CAPACITOR VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08666177
|
Filing Dt:
|
06/19/1996
|
Title:
|
METHOD FOR THE PRODUCTION OF POLY-0-HYDROXYAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08666182
|
Filing Dt:
|
06/19/1996
|
Title:
|
METHOD FOR THE PRODUCTION OF POLY-O-HYDROXYAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08671796
|
Filing Dt:
|
06/24/1996
|
Title:
|
FUSE BANK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08679372
|
Filing Dt:
|
07/08/1996
|
Title:
|
BOOTSTRAP CIRCUIT AND INTEGRATED MEMORY CIRCUIT HAVING THE BOOTSTRAP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08680765
|
Filing Dt:
|
07/15/1996
|
Title:
|
UNIT CELL LAYOUT AND TRANSFER GATE DESIGN FOR HIGH DENSITY DRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08681296
|
Filing Dt:
|
07/22/1996
|
Title:
|
INTEGRATED SWITCHING CIRCUIT WITH CMOS CIRCUIT AND METHOD FOR PRODUCING ISOLATED ACTIVE REGIONS OF A CMOS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08682022
|
Filing Dt:
|
07/16/1996
|
Title:
|
MEMORY CELL ARRANGEMENT OF MEMORY CELLS ARRANGED IN THE FORM OF A MATRIX
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08685847
|
Filing Dt:
|
07/24/1996
|
Title:
|
CAPACITOR IN A SEMICONDUCTOR CONFIGURATION AND PROCESS FOR ITS PRODUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08689208
|
Filing Dt:
|
08/05/1996
|
Title:
|
INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08694072
|
Filing Dt:
|
08/08/1996
|
Title:
|
GAPFILLL AND PLANARIZATION PROCESS FOR SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08694531
|
Filing Dt:
|
08/09/1996
|
Title:
|
MEMORY DEVICE AND PRODUCTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08694533
|
Filing Dt:
|
08/09/1996
|
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08694534
|
Filing Dt:
|
08/09/1996
|
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08703754
|
Filing Dt:
|
08/27/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYAMIDES AND POLY-O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08704064
|
Filing Dt:
|
08/28/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYAMIDES AND POLY O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08704213
|
Filing Dt:
|
08/28/1996
|
Title:
|
NOVEL DICARBOXYLIC ACID DERIVATIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08705099
|
Filing Dt:
|
08/28/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYAMIDES AND POLY O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08705446
|
Filing Dt:
|
08/29/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYAMIDES AND POLY O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08705469
|
Filing Dt:
|
08/29/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYAMIDES AND POLY-O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08705575
|
Filing Dt:
|
08/29/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYMIDES AND POLY O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08705576
|
Filing Dt:
|
08/29/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYAMIDES AND POLY O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08715932
|
Filing Dt:
|
09/19/1996
|
Title:
|
A SEMICONDUCTOR CONFIGURATION FOR AN INSULATING TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08716440
|
Filing Dt:
|
09/24/1996
|
Title:
|
LOW LOSS INTEGRATED CIRCUIT WITH REDUCED CLOCK SWING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08717652
|
Filing Dt:
|
09/23/1996
|
Title:
|
MIXED POLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08721546
|
Filing Dt:
|
09/26/1996
|
Title:
|
DRAM CELL ARRAY WITH DYNAMIC GAIN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08726443
|
Filing Dt:
|
10/04/1996
|
Title:
|
INTEGRATED CIRCUIT INTERCONNECTION EMPLOYING TUNGSTEN/ALUMINUM LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08727440
|
Filing Dt:
|
10/17/1996
|
Title:
|
MICROELECTRONIC COMPONENT AND PROCESS FOR ITS PRODUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1998
|
Application #:
|
08730644
|
Filing Dt:
|
10/11/1996
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE HAVING A TRANSISTOR, A BIT LINE, A WORD- LINE AND A STACKED CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08737236
|
Filing Dt:
|
11/18/1996
|
Title:
|
METHOD OF PRODUCING AND ARRANGEMENT CONTAINING SELF-AMPLIFYING DYNAMIC MOS TRANSISTOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08737989
|
Filing Dt:
|
11/25/1996
|
Title:
|
DRY-DEVELOPABLE POSITIVE RESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08744132
|
Filing Dt:
|
11/05/1996
|
Title:
|
FORMATION OF SILICIDED JUNCTIONS IN DEEP SUBMICRON MOSFETS BY DEFECT ENHANCED COS12 FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08766977
|
Filing Dt:
|
12/16/1996
|
Title:
|
PROCESS FOR MANUFACTURING CAPACITORS IN A SOLID STATE CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08768826
|
Filing Dt:
|
12/18/1996
|
Title:
|
UNIFORM DISTRIBUTION OF REACTANTS IN A DEVICE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08769311
|
Filing Dt:
|
12/19/1996
|
Title:
|
METHOD FOR PRODUCING A CONTACT HOLE TO A DOPED REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08770962
|
Filing Dt:
|
12/20/1996
|
Title:
|
MEMORY CELL THAT INCLUDES A VERTICAL TRANSISTOR AND A TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08779365
|
Filing Dt:
|
01/06/1997
|
Title:
|
APPARATUS AND METHOD FOR DETECTING AND ASSESSING A SPATIALLY DISCRETE DOT PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08780242
|
Filing Dt:
|
01/08/1997
|
Title:
|
DOUBLE DENSITY FUSE BANK FOR THE LASER BREAK-LINK PROGRAMMING OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08781571
|
Filing Dt:
|
01/09/1997
|
Title:
|
METHOD OF AMUFACTURING A FUSE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08793310
|
Filing Dt:
|
03/12/1997
|
Title:
|
PHOTOLITHOGRAPHIC PATTERN GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08793546
|
Filing Dt:
|
02/21/1997
|
Title:
|
PHOTOLITHOGRAPHIC PATTERN GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08811327
|
Filing Dt:
|
03/04/1997
|
Title:
|
FUSE STRUCTURE FOR AN INTEGRATED CIRCUIT ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08817630
|
Filing Dt:
|
03/26/1997
|
Title:
|
READ-ONLY-MEMORY CELL ARRANGEMENT USING VERTICAL MOS TRANSISTORS AND GATE DIELECTRICS OF DIFFERENT THICKNESSES AND METHOD FOR ITS PRODUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08828538
|
Filing Dt:
|
03/31/1997
|
Title:
|
PORTABLE DATA CARRIER CONFIGURATION TO BE OPERATED ON A DATA BUS AND DATA PROCESSING SYSTEM HAVING AT LEAST ONE PORTABLE DATA CARRIER CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08828697
|
Filing Dt:
|
03/31/1997
|
Title:
|
DATA CARRIER CARD, ASSEMBLY OF AT LEAST TWO DATA CARRIER CARDS AND METHOD OF ACCESSING AT LEAST ONE OF THE DATA CARRIER CARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08833557
|
Filing Dt:
|
04/07/1997
|
Title:
|
METHOD FOR FORMING DEEP DEPLETION MODE DYNAMIC RANDOM ACCESS MEMORY (DRAM) CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08867114
|
Filing Dt:
|
06/02/1997
|
Title:
|
SINGLE- ELECTRON MEMORY CELL CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08870121
|
Filing Dt:
|
06/03/1997
|
Title:
|
SEMICONDUCTOR STRUCTURE FOR AN MOS TRANSISTOR AND METHOD FOR FABRICATING THE SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08875955
|
Filing Dt:
|
08/11/1997
|
Title:
|
MULTI-VALUE READ-ONLY MEMORY CELL HAVING AN IMPROVED SIGNAL-TO-NOISE RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08875957
|
Filing Dt:
|
08/07/1997
|
Title:
|
PHOTOLITHOGRAPHIC STRUCTURE GENERATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08879875
|
Filing Dt:
|
06/20/1997
|
Title:
|
DOUBLE DENSITY FUSE BANK FOR THE LASER BREAK-LINK PROGRAMMING OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08898514
|
Filing Dt:
|
07/22/1997
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH TRENCH CAPACITOR AND METHOD FOR THE PRODUCTION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08898734
|
Filing Dt:
|
07/23/1997
|
Title:
|
LEADFRAME FOR SEMICONDUCTOR CHIPS AND SEMICONDUCTOR MODULE HAVING THE LEAD FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08904500
|
Filing Dt:
|
08/01/1997
|
Title:
|
FUSE REFRESH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08921818
|
Filing Dt:
|
09/02/1997
|
Title:
|
CURRENT-MODE SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08930535
|
Filing Dt:
|
10/27/1997
|
Title:
|
GTL OUTPUT AMPLIFIER FOR COUPLING AN INPUT SIGNAL AT THE INPUT TO A TRANSMISSION LINE AT THE OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08959257
|
Filing Dt:
|
10/29/1997
|
Title:
|
THRESHOLD LOGIC CIRCUIT WITH LOW SPACE REQUIREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08963590
|
Filing Dt:
|
11/04/1997
|
Title:
|
METHOD FOR TESTING A MEMORY CHIP, DIVIDED INTO CELL ARRAYS, DURING ONGOING OPERATION OF A COMPUTER WHILE MAINTAINING REAL-TIME CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
08987886
|
Filing Dt:
|
12/10/1997
|
Title:
|
SLAVES STATION WITH TWO OUTPUT CIRCUITS COMMONLY AND DIRECTLY CONNECTED TO A LINE FOR SERIALLY TRANSMITTING DATA TO A MASTER STATION IN TWO OPERATIONAL MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08988023
|
Filing Dt:
|
12/10/1997
|
Title:
|
SYNTHESIS OF POLYBENZOXASOLE AND POLYBENZOTHIAZOLE PRECURSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09005067
|
Filing Dt:
|
01/09/1998
|
Title:
|
DEVICE IN A SEMICONDUTOR MANUFACTURING INSTALLATION IN PARTICULAR FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09009198
|
Filing Dt:
|
01/20/1998
|
Title:
|
METHOD FOR SUPPRESSING PATTERN DISTORTION ASSOCIATED WITH BPSG REFLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
09009602
|
Filing Dt:
|
01/20/1998
|
Title:
|
INTEGRATED CIRCUIT WITH ESD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09015452
|
Filing Dt:
|
01/29/1998
|
Title:
|
METHOD FOR PRODUCING A NOBLE METAL-CONTAINING STRUCTURE ON A SUBSTRATE, AND SEMICONDUCTOR COMPONENT HAVING SUCH A NOBLE METAL- CONTAINING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09022686
|
Filing Dt:
|
02/12/1998
|
Title:
|
MANUFACTURING PROCESS FOR A RAISED CAPACITOR ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09024998
|
Filing Dt:
|
02/17/1998
|
Title:
|
INTEGRATED CIRCUIT INTERCONNECTION EMPLOYING TUNGSTEN / ALUMINUM LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09032484
|
Filing Dt:
|
02/27/1998
|
Title:
|
METHOD FOR MANUFACTURING A CAPACITOR FOR A SEMICONDUCTOR ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09043046
|
Filing Dt:
|
03/13/1998
|
Title:
|
DEVICE FOR THE JUMP-LIKE ADDRESSING OF SPECIFIC LINES OF A
SERIALLY OPERATING DIGITAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09047850
|
Filing Dt:
|
03/25/1998
|
Title:
|
PRODUCTION PROCESS FOR A CAPACITOR ELECTRODE FORMED OF A PLATINUM METAL
|
|