|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13191917
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
ANTENNA ARRAY PACKAGE AND METHOD FOR BUILDING LARGE ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13191985
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
Method to Transfer Lithographic Patterns Into Inorganic Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13191999
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
HYBRID COPPER INTERCONNECT STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13192051
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
INTERLEAVING OF MEMORY REPAIR DATA COMPRESSION AND FUSE PROGRAMMING OPERATIONS IN SINGLE FUSEBAY ARCHITECTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13192561
|
Filing Dt:
|
07/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
TRENCH ISOLATION AND METHOD OF FABRICATING TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13192608
|
Filing Dt:
|
07/28/2011
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
DOUBLE-SIDED INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13193716
|
Filing Dt:
|
07/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
YIELD ENHANCEMENT BY MULTIPLICATE-LAYER-HANDLING OPTICAL CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13193721
|
Filing Dt:
|
07/29/2011
|
Title:
|
CIRCUIT ENHANCEMENT BY MULTIPLICATE-LAYER-HANDLING CIRCUIT SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13193828
|
Filing Dt:
|
07/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
EFFICIENT DATA EXTRACTION BY A REMOTE APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13194214
|
Filing Dt:
|
07/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
TSV PILLAR AS AN INTERCONNECTING STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13194902
|
Filing Dt:
|
07/29/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
Conformal Coining of Solder Joints in Electronic Packages
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13194980
|
Filing Dt:
|
07/31/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING AN ASYMMETRIC FEATURE, AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13195114
|
Filing Dt:
|
08/01/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
DEVICE AND METHOD FOR DETECTING RESISTIVE DEFECT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13195153
|
Filing Dt:
|
08/01/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
Replacement Gate ETSOI with Sharp Junction
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13195155
|
Filing Dt:
|
08/01/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
SCALING OF BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
13195255
|
Filing Dt:
|
08/01/2011
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
OPTICALLY TRANSPARENT WIRES FOR SECURE CIRCUITS AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13195307
|
Filing Dt:
|
08/01/2011
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
MULTI-CHIP RETICLE PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
13196334
|
Filing Dt:
|
08/02/2011
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
HOLEY ELECTRODE GRIDS FOR PHOTOVOLTAIC CELLS WITH SUBWAVELENGTH AND SUPERWAVELENGTH FEATURE SIZES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13196404
|
Filing Dt:
|
08/02/2011
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE (ESD) SILICON CONTROLLED RECTIFIER (SCR) STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13197061
|
Filing Dt:
|
08/03/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
ABSTRACTION FOR ARRAYS IN INTEGRATED CIRCUIT MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13197320
|
Filing Dt:
|
08/03/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
EFFICIENT SLACK PROJECTION FOR TRUNCATED DISTRIBUTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13197325
|
Filing Dt:
|
08/03/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
SELF-ALIGNED FINE PITCH PERMANENT ON-CHIP INTERCONNECT STRUCTURES AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13197414
|
Filing Dt:
|
08/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
SELF-ALIGNED SCHOTTKY DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13197631
|
Filing Dt:
|
08/03/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
SELF-ADJUSTING LATCH-UP RESISTANCE FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13198152
|
Filing Dt:
|
08/04/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
EPITAXIAL EXTENSION CMOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13198255
|
Filing Dt:
|
08/04/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
FABRICATION OF FIELD-EFFECT TRANSISTORS WITH ATOMIC LAYER DOPING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13198292
|
Filing Dt:
|
08/04/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORIES WITH WIRELINE COMPENSATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13198873
|
Filing Dt:
|
08/05/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
METHOD OF PROTECTING DEEP TRENCH SIDEWALL FROM PROCESS DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13198894
|
Filing Dt:
|
08/05/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
STRUCTURE AND METHOD FOR STORING MULTIPLE REPAIR PASS DATA INTO A FUSEBAY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13204087
|
Filing Dt:
|
08/05/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
ELECTRICAL CONNECTION ELEMENT, ELECTRICAL CONNECTOR AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13204440
|
Filing Dt:
|
08/05/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
DYNAMIC PROVISIONAL DECOMPOSITION OF LITHOGRAPHIC PATTERNS HAVING DIFFERENT INTERACTION RANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13204929
|
Filing Dt:
|
08/08/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
FUSEBAY CONTROLLER STRUCTURE, SYSTEM, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
13204955
|
Filing Dt:
|
08/08/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
ALIGNMENT DATA BASED PROCESS CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13205063
|
Filing Dt:
|
08/08/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
ANNEALING COPPER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13205186
|
Filing Dt:
|
08/08/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
STRUCTURAL MIGRATION OF INTEGRATED CIRCUIT LAYOUT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13206248
|
Filing Dt:
|
08/09/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
EPITAXIAL PROCESS WITH SURFACE CLEANING FIRST USING HCl/GeH4/H2SiCl2
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13206586
|
Filing Dt:
|
08/10/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING A WETTING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13207102
|
Filing Dt:
|
08/10/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
CROSS-COUPLING OF GATE CONDUCTOR LINE AND ACTIVE REGION IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
13207480
|
Filing Dt:
|
08/11/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
BIAS-CONTROLLED DEEP TRENCH SUBSTRATE NOISE ISOLATION INTEGRATED CIRCUIT DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13207609
|
Filing Dt:
|
08/11/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
PICK AND PLACE TAPE RELEASE FOR THIN SEMICONDUCTOR DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13208046
|
Filing Dt:
|
08/11/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13209405
|
Filing Dt:
|
08/14/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
3D ARCHITECTURE FOR BIPOLAR MEMORY USING BIPOLAR ACCESS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13209504
|
Filing Dt:
|
08/15/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
EARLY NOISE DETECTION AND NOISE AWARE ROUTING IN CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13209569
|
Filing Dt:
|
08/15/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
LOW TEMPERATURE BEOL COMPATIBLE DIODE HAVING HIGH VOLTAGE MARGINS FOR USE IN LARGE ARRAYS OF ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13211570
|
Filing Dt:
|
08/17/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
TRENCH FORMATION IN SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13212489
|
Filing Dt:
|
08/18/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
METHOD FOR FORMING CORELESS FLIP CHIP BALL GRID ARRAY (FCBGA) SUBSTRATES AND SUCH SUBSTRATES FORMED BY THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13213740
|
Filing Dt:
|
08/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
HOMOGENEOUS MODIFICATION OF POROUS FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13214157
|
Filing Dt:
|
08/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
PROCESS TO FORM AN ADHESION LAYER AND MULTIPHASE ULTRA-LOW K DIELECTRIC MATERIAL USING PECVD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13214818
|
Filing Dt:
|
08/22/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
TECHNIQUES FOR RECOVERY OF WIRELESS SERVICES FOLLOWING POWER FAILURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13215738
|
Filing Dt:
|
08/23/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
FIXED CURVATURE FORCE LOADING OF MECHANICALLY SPALLED FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13215868
|
Filing Dt:
|
08/23/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
THERMAL COUPLING DETERMINATION AND REPRESENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13216708
|
Filing Dt:
|
08/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
PARASITIC CAPACITANCE REDUCTION IN MOSFET BY AIRGAP ILD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13217335
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SYNCHRONIZING GLOBAL CLOCKS IN 3D STACKS OF INTEGRATED CIRCUITS BY SHORTING THE CLOCK NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13217349
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
3D CHIP STACK SKEW REDUCTION WITH RESONANT CLOCK AND INDUCTIVE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13217381
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
3D INTER-STRATUM CONNECTIVITY ROBUSTNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13217406
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
AC SUPPLY NOISE REDUCTION IN A 3D STACK WITH VOLTAGE SENSING AND CLOCK SHIFTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13217429
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
VERTICAL POWER BUDGETING AND SHIFTING FOR THREE-DIMENSIONAL INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13217734
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
PROGRAMMING THE BEHAVIOR OF INDIVIDUAL CHIPS OR STRATA IN A 3D STACK OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
13219144
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
PATTERNABLE DIELECTRIC FILM STRUCTURE WITH IMPROVED LITHOGRAPHY AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
13219801
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
INTERCONNECTION IN MULTI-CHIP WITH INTERPOSERS AND BRIDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13219813
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
EARLY DECOUPLING CAPACITOR OPTIMIZATION METHOD FOR HIERARCHICAL CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13220753
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
STRAIN-COMPENSATED FIELD EFFECT TRANSISTOR AND ASSOCIATED METHOD OF FORMING THE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13220816
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
FORMATION OF METAL NANOSPHERES AND MICROSPHERES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13221248
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
REMOVAL OF ALKALINE CRYSTAL DEFECTS IN LITHOGRAPHIC PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13222306
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
ANALYZING EM PERFORMANCE DURING IC MANUFACTURING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13222469
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SILICIDATION OF DEVICE CONTACTS USING PRE-AMORPHIZATION IMPLANT OF SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13222790
|
Filing Dt:
|
08/31/2011
|
Title:
|
ON-CHIP RADIATION DOSIMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13222928
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SOFT HIERARCHY-BASED PHYSICAL SYNTHESIS FOR LARGE-SCALE, HIGH-PERFORMANCE CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13223706
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
MASK ASSIGNMENT FOR MULTIPLE PATTERNING LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13223844
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
Multiple Patterning Layout Decomposition for Ease of Conflict Removal
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13223949
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
DETERMINING FUSEBAY STORAGE ELEMENT USAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13224402
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
AUTOMATED LITHOGRAPHIC HOT SPOT DETECTION EMPLOYING UNSUPERVISED TOPOLOGICAL IMAGE CATEGORIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13224765
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
ARRAY OF QUANTUM SYSTEMS IN A CAVITY FOR QUANTUM COMPUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
13224768
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
MODULAR ARRAY OF FIXED-COUPLING QUANTUM SYSTEMS FOR QUANTUM INFORMATION PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13225320
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
LOW VISCOSITY ELECTROSTATIC DISCHARGE (ESD) DISSIPATING ADHESIVE SUBSTANTIALLY FREE OF AGGLOMERATES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13226281
|
Filing Dt:
|
09/06/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
Protection of intermetal dielectric layers in multilevel wiring structures
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13226557
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
REDUCING PHASE LOCKED LOOP PHASE LOCK TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13226650
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
TRANSIMPEDANCE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13226681
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MULTIPATH SOLDERED THERMAL INTERFACE BETWEEN A CHIP AND ITS HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13226838
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
SILICON CONTROLLED RECTIFIER STRUCTURE WITH IMPROVED JUNCTION BREAKDOWN AND LEAKAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13227028
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
COMPARATOR OFFSET CANCELLATION IN A SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13227554
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
SRAM CELL HAVING RECESSED STORAGE NODE CONNECTIONS AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13227750
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
CMOS STRUCTURE HAVING MULTIPLE THRESHOLD VOLTAGE DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13228023
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH FUNCTIONAL COMPONENTS AND ELECTRICAL CONDUCTIVE CONTACT STRUCTURES ON A SAME LEVEL, AND METHODS FOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13228491
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
EMBEDDING A NANOTUBE INSIDE A NANOPORE FOR DNA TRANSLOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13228519
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
FINFETS AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13228767
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
SELF-ALIGNED BOTTOM PLATE FOR METAL HIGH-K DIELECTRIC METAL INSULATOR METAL (MIM) EMBEDDED DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13228857
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
C-RICH CARBON BORON NITRIDE DIELECTRIC FILMS FOR USE IN ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13228983
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
Heat Treatment Process and Photovoltaic Device Based on Said Process
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13228998
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
ISOLATION WITH OFFSET DEEP WELL IMPLANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13229154
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHOD FOR FABRICATING FIELD EFFECT TRANSISTOR DEVICES WITH HIGH-ASPECT RATIO MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13229250
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
MECHANICALLY ROBUST METAL/LOW-k INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13229440
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
DEPOSITION OF GERMANIUM FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13230371
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
PLL BANDWIDTH CORRECTION WITH OFFSET COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13230442
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Reconfigurable Multi-level Sensing Scheme for Semiconductor Memories
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13230474
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
SELECTIVE PRINT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13230798
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
TUNABLE RADIATION SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13231516
|
Filing Dt:
|
09/13/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
TEST STRUCTURE AND CALIBRATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13232395
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
ULTRA LOW-POWER CMOS BASED BIO-SENSOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13233064
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE HAVING SELECTIVELY FORMED METAL CAP
|
|