USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	036550/0001			Pages:	983
		Recorded:	09/03/2015
Attorney Dkt #:	3718.266
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 14793
Page 110 of 148
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148

Patent #:	8860425	Issue Dt:	10/14/2014	Application #:	13411068	Filing Dt:	03/02/2012
Publication #:	US20130229189	Pub Dt:	09/05/2013
Title:	DEFECT DETECTION ON CHARACTERISTICALLY CAPACITIVE CIRCUIT NODES

Patent #:	8470681	Issue Dt:	06/25/2013	Application #:	13411610	Filing Dt:	03/04/2012
Publication #:	US20120164813	Pub Dt:	06/28/2012
Title:	RESISTOR WITH IMPROVED SWITCHABLE RESISTANCE AND NON-VOLATILE MEMORY DEVICE

Patent #:	8458628	Issue Dt:	06/04/2013	Application #:	13412725	Filing Dt:	03/06/2012
Publication #:	US20120174046	Pub Dt:	07/05/2012
Title:	METHOD FOR COMPENSATING FOR VARIATIONS IN STRUCTURES OF AN INTEGRATED CIRCUIT

Patent #:	NONE	Issue Dt:		Application #:	13413192	Filing Dt:	03/06/2012
Publication #:	US20120161855	Pub Dt:	06/28/2012
Title:	APPARATUS AND METHOD FOR PROGRAMMING AN ELECTRONICALLY PROGRAMMABLE SEMICONDUCTOR FUSE

Patent #:	8484607	Issue Dt:	07/09/2013	Application #:	13413288	Filing Dt:	03/06/2012
Title:	DECOMPOSING LAYOUT FOR TRIPLE PATTERNING LITHOGRAPHY

Patent #:	8473885	Issue Dt:	06/25/2013	Application #:	13413759	Filing Dt:	03/07/2012
Publication #:	US20120167029	Pub Dt:	06/28/2012
Title:	PHYSICAL DESIGN SYSTEM AND METHOD

Patent #:	8289058	Issue Dt:	10/16/2012	Application #:	13413825	Filing Dt:	03/07/2012
Publication #:	US20120161838	Pub Dt:	06/28/2012
Title:	MULTI-OUTPUT PLL OUTPUT SHIFT

Patent #:	8675427	Issue Dt:	03/18/2014	Application #:	13414133	Filing Dt:	03/07/2012
Publication #:	US20130235681	Pub Dt:	09/12/2013
Title:	IMPLEMENTING RC AND COUPLING DELAY CORRECTION FOR SRAM

Patent #:	8836124	Issue Dt:	09/16/2014	Application #:	13414742	Filing Dt:	03/08/2012
Publication #:	US20130234284	Pub Dt:	09/12/2013
Title:	Fuse and Integrated Conductor

Patent #:	NONE	Issue Dt:		Application #:	13414743	Filing Dt:	03/08/2012
Publication #:	US20130233598	Pub Dt:	09/12/2013
Title:	FLEXIBLE FILM CARRIER TO INCREASE INTERCONNECT DENSITY OF MODULES AND METHODS THEREOF

Patent #:	8629557	Issue Dt:	01/14/2014	Application #:	13414877	Filing Dt:	03/08/2012
Publication #:	US20130234315	Pub Dt:	09/12/2013
Title:	STRUCTURES AND METHODS FOR DETECTING SOLDER WETTING OF PEDESTAL SIDEWALLS

Patent #:	8687170	Issue Dt:	04/01/2014	Application #:	13414954	Filing Dt:	03/08/2012
Publication #:	US20120170017	Pub Dt:	07/05/2012
Title:	ASYMMETRIC COMPLEMENTARY DIPOLE ILLUMINATOR

Patent #:	8525546	Issue Dt:	09/03/2013	Application #:	13414976	Filing Dt:	03/08/2012
Publication #:	US20130234754	Pub Dt:	09/12/2013
Title:	MAJORITY DOMINANT POWER SCHEME FOR REPEATED STRUCTURES AND STRUCTURES THEREOF

Patent #:	8755214	Issue Dt:	06/17/2014	Application #:	13415012	Filing Dt:	03/08/2012
Publication #:	US20120230097	Pub Dt:	09/13/2012
Title:	DETERMINING CELL-STATE IN PHASE-CHANGE MEMORY

Patent #:	NONE	Issue Dt:		Application #:	13415061	Filing Dt:	03/08/2012
Publication #:	US20120230098	Pub Dt:	09/13/2012
Title:	PROGRAMMING OF PHASE-CHANGE MEMORY CELLS

Patent #:	8736816	Issue Dt:	05/27/2014	Application #:	13415106	Filing Dt:	03/08/2012
Publication #:	US20120173211	Pub Dt:	07/05/2012
Title:	ASYMMETRIC COMPLEMENTARY DIPOLE ILLUMINATOR

Patent #:	NONE	Issue Dt:		Application #:	13415127	Filing Dt:	03/08/2012
Publication #:	US20120230081	Pub Dt:	09/13/2012
Title:	CELL-STATE MEASUREMENT IN RESISTIVE MEMORY

Patent #:	8772180	Issue Dt:	07/08/2014	Application #:	13415159	Filing Dt:	03/08/2012
Publication #:	US20120171862	Pub Dt:	07/05/2012
Title:	INTERCONNECT STRUCTURE AND METHOD OF MAKING SAME

Patent #:	8769464	Issue Dt:	07/01/2014	Application #:	13415372	Filing Dt:	03/08/2012
Publication #:	US20120174050	Pub Dt:	07/05/2012
Title:	METAL DENSITY AWARE SIGNAL ROUTING

Patent #:	8916974	Issue Dt:	12/23/2014	Application #:	13415532	Filing Dt:	03/08/2012
Publication #:	US20120261824	Pub Dt:	10/18/2012
Title:	METAL DENSITY AWARE SIGNAL ROUTING

Patent #:	8546253	Issue Dt:	10/01/2013	Application #:	13415902	Filing Dt:	03/09/2012
Publication #:	US20130234316	Pub Dt:	09/12/2013
Title:	SELF-ALIGNED POLYMER PASSIVATION/ALUMINUM PAD

Patent #:	8473882	Issue Dt:	06/25/2013	Application #:	13415924	Filing Dt:	03/09/2012
Publication #:	US20120167024	Pub Dt:	06/28/2012
Title:	METHOD AND SYSTEM FOR SCALABLE REDUCTION IN REGISTERS WITH SAT-BASED RESUBSTITUTION

Patent #:	8901959	Issue Dt:	12/02/2014	Application #:	13415946	Filing Dt:	03/09/2012
Publication #:	US20130234756	Pub Dt:	09/12/2013
Title:	HYBRID IO CELL FOR WIREBOND AND C4 APPLICATIONS

Patent #:	8726210	Issue Dt:	05/13/2014	Application #:	13416015	Filing Dt:	03/09/2012
Publication #:	US20130239078	Pub Dt:	09/12/2013
Title:	OPTIMIZING TIMING CRITICAL PATHS BY MODULATING SYSTEMIC PROCESS VARIATION

Patent #:	NONE	Issue Dt:		Application #:	13416324	Filing Dt:	03/09/2012
Publication #:	US20120170221	Pub Dt:	07/05/2012
Title:	COMPLIANT VAPOR CHAMBER CHIP PACKAGING

Patent #:	8723021	Issue Dt:	05/13/2014	Application #:	13416354	Filing Dt:	03/09/2012
Publication #:	US20120174979	Pub Dt:	07/12/2012
Title:	EFFICIENCY IN ANTIREFLECTIVE COATING LAYERS FOR SOLAR CELLS

Patent #:	8510699	Issue Dt:	08/13/2013	Application #:	13416588	Filing Dt:	03/09/2012
Title:	PERFORMANCE DRIVEN LAYOUT OPTIMIZATION USING MORPHING OF A BASIS SET OF REPRESENTATIVE LAYOUTS

Patent #:	NONE	Issue Dt:		Application #:	13417023	Filing Dt:	03/09/2012
Publication #:	US20120211273	Pub Dt:	08/23/2012
Title:	VIA STUB ELIMINATION

Patent #:	8395220	Issue Dt:	03/12/2013	Application #:	13417829	Filing Dt:	03/12/2012
Publication #:	US20120168872	Pub Dt:	07/05/2012
Title:	NANOMESH SRAM CELL

Patent #:	8716851	Issue Dt:	05/06/2014	Application #:	13417879	Filing Dt:	03/12/2012
Publication #:	US20120174047	Pub Dt:	07/05/2012
Title:	Continuously Referencing Signals Over Multiple Layers in Laminate Packages

Patent #:	8629017	Issue Dt:	01/14/2014	Application #:	13417900	Filing Dt:	03/12/2012
Publication #:	US20120171827	Pub Dt:	07/05/2012
Title:	STRUCTURE AND METHOD TO FORM EDRAM ON SOI SUBSTRATE

Patent #:	8749059	Issue Dt:	06/10/2014	Application #:	13418261	Filing Dt:	03/12/2012
Publication #:	US20120168952	Pub Dt:	07/05/2012
Title:	SEMICONDUCTOR DEVICE HAVING A COPPER PLUG

Patent #:	8568960	Issue Dt:	10/29/2013	Application #:	13418421	Filing Dt:	03/13/2012
Publication #:	US20120178027	Pub Dt:	07/12/2012
Title:	MULTIPLE EXPOSURE PHOTOLITHOGRAPHY METHODS

Patent #:	8839076	Issue Dt:	09/16/2014	Application #:	13418423	Filing Dt:	03/13/2012
Publication #:	US20120254693	Pub Dt:	10/04/2012
Title:	ENCODING A DATA WORD FOR WRITING THE ENCODED DATA WORD IN A MULTI-LEVEL SOLID STATE MEMORY

Patent #:	NONE	Issue Dt:		Application #:	13418438	Filing Dt:	03/13/2012
Publication #:	US20130240951	Pub Dt:	09/19/2013
Title:	GALLIUM NITRIDE SUPERJUNCTION DEVICES

Patent #:	8933559	Issue Dt:	01/13/2015	Application #:	13418454	Filing Dt:	03/13/2012
Publication #:	US20120168931	Pub Dt:	07/05/2012
Title:	CARBON NANOTUBE STRUCTURES FOR ENHANCEMENT OF THERMAL DISSIPATION FROM SEMICONDUCTOR MODULES

Patent #:	9064722	Issue Dt:	06/23/2015	Application #:	13418476	Filing Dt:	03/13/2012
Publication #:	US20130240893	Pub Dt:	09/19/2013
Title:	BREAKDOWN VOLTAGE MULTIPLYING INTEGRATION SCHEME

Patent #:	8563419	Issue Dt:	10/22/2013	Application #:	13418659	Filing Dt:	03/13/2012
Publication #:	US20120171860	Pub Dt:	07/05/2012
Title:	METHOD OF MANUFACTURING AN INTERCONNECT STRUCTURE AND DESIGN STRUCTURE THEREOF

Patent #:	8349729	Issue Dt:	01/08/2013	Application #:	13418716	Filing Dt:	03/13/2012
Publication #:	US20120171818	Pub Dt:	07/05/2012
Title:	HYBRID BONDING INTERFACE FOR 3-DIMENSIONAL CHIP INTEGRATION

Patent #:	8461678	Issue Dt:	06/11/2013	Application #:	13418818	Filing Dt:	03/13/2012
Publication #:	US20120168953	Pub Dt:	07/05/2012
Title:	STRUCTURE WITH SELF ALIGNED RESIST LAYER ON AN INTERCONNECT SURFACE AND METHOD OF MAKING SAME

Patent #:	NONE	Issue Dt:		Application #:	13418862	Filing Dt:	03/13/2012
Publication #:	US20120168864	Pub Dt:	07/05/2012
Title:	SELF-ALIGNED WELL IMPLANT FOR IMPROVING SHORT CHANNEL EFFECTS CONTROL, PARASITIC CAPACITANCE, AND JUNCTION LEAKAGE

Patent #:	8891266	Issue Dt:	11/18/2014	Application #:	13418921	Filing Dt:	03/13/2012
Publication #:	US20130242627	Pub Dt:	09/19/2013
Title:	MONOLITHIC HIGH VOLTAGE MULTIPLIER HAVING HIGH VOLTAGE SEMICONDUCTOR DIODES AND HIGH-K CAPACITORS

Patent #:	8415653	Issue Dt:	04/09/2013	Application #:	13419522	Filing Dt:	03/14/2012
Publication #:	US20120168709	Pub Dt:	07/05/2012
Title:	SINGLE MASK ADDER PHASE CHANGE MEMORY ELEMENT

Patent #:	NONE	Issue Dt:		Application #:	13419537	Filing Dt:	03/14/2012
Publication #:	US20130218518	Pub Dt:	08/22/2013
Title:	AUTOMATED, THREE DIMENSIONAL MAPPABLE ENVIRONMENTAL SAMPLING SYSTEM AND METHODS OF USE

Patent #:	8703552	Issue Dt:	04/22/2014	Application #:	13419624	Filing Dt:	03/14/2012
Publication #:	US20120171821	Pub Dt:	07/05/2012
Title:	METHOD AND STRUCTURE FOR FORMING CAPACITORS AND MEMORY DEVICES ON SEMICONDUCTOR-ON-INSULATOR (SOI) SUBSTRATES

Patent #:	8981523	Issue Dt:	03/17/2015	Application #:	13419877	Filing Dt:	03/14/2012
Publication #:	US20130241031	Pub Dt:	09/19/2013
Title:	PROGRAMMABLE FUSE STRUCTURE AND METHODS OF FORMING

Patent #:	8728905	Issue Dt:	05/20/2014	Application #:	13419927	Filing Dt:	03/14/2012
Publication #:	US20120171842	Pub Dt:	07/05/2012
Title:	STRESS-GENERATING SHALLOW TRENCH ISOLATION STRUCTURE HAVING DUAL COMPOSITION

Patent #:	8679863	Issue Dt:	03/25/2014	Application #:	13420637	Filing Dt:	03/15/2012
Publication #:	US20130244348	Pub Dt:	09/19/2013
Title:	FINE TUNING HIGHLY RESISTIVE SUBSTRATE RESISTIVITY AND STRUCTURES THEREOF

Patent #:	8629049	Issue Dt:	01/14/2014	Application #:	13420724	Filing Dt:	03/15/2012
Publication #:	US20120171857	Pub Dt:	07/05/2012
Title:	ELECTRICALLY PROGRAMMABLE FUSE USING ANISOMETRIC CONTACTS AND FABRICATION METHOD

Patent #:	9502288	Issue Dt:	11/22/2016	Application #:	13420728	Filing Dt:	03/15/2012
Publication #:	US20120175023	Pub Dt:	07/12/2012
Title:	METHOD OF FORMING AN INTERCONNECT STRUCTURE

Patent #:	8629022	Issue Dt:	01/14/2014	Application #:	13420730	Filing Dt:	03/15/2012
Publication #:	US20120171831	Pub Dt:	07/05/2012
Title:	ASYMMETRIC FET INCLUDING SLOPED THRESHOLD VOLTAGE ADJUSTING MATERIAL LAYER AND METHOD OF FABRICATING SAME

Patent #:	8598664	Issue Dt:	12/03/2013	Application #:	13420763	Filing Dt:	03/15/2012
Publication #:	US20120168834	Pub Dt:	07/05/2012
Title:	FIELD EFFECT TRANSISTOR (FET) AND METHOD OF FORMING THE FET WITHOUT DAMAGING THE WAFER SURFACE

Patent #:	NONE	Issue Dt:		Application #:	13421276	Filing Dt:	03/15/2012
Publication #:	US20130241007	Pub Dt:	09/19/2013
Title:	USE OF BAND EDGE GATE METALS AS SOURCE DRAIN CONTACTS

Patent #:	8490029	Issue Dt:	07/16/2013	Application #:	13421400	Filing Dt:	03/15/2012
Publication #:	US20120180010	Pub Dt:	07/12/2012
Title:	METHOD OF FABRICATING A DEVICE USING LOW TEMPERATURE ANNEAL PROCESSES, A DEVICE AND DESIGN STRUCTURE

Patent #:	8674444	Issue Dt:	03/18/2014	Application #:	13422297	Filing Dt:	03/16/2012
Publication #:	US20120235236	Pub Dt:	09/20/2012
Title:	STRUCTURE AND METHOD OF FORMING A TRANSISTOR WITH ASYMMETRIC CHANNEL AND SOURCE/DRAIN REGIONS

Patent #:	8604564	Issue Dt:	12/10/2013	Application #:	13422390	Filing Dt:	03/16/2012
Publication #:	US20120175713	Pub Dt:	07/12/2012
Title:	SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURING THE SAME

Patent #:	NONE	Issue Dt:		Application #:	13422566	Filing Dt:	03/16/2012
Publication #:	US20120198406	Pub Dt:	08/02/2012
Title:	UNIVERSAL INTER-LAYER INTERCONNECT FOR MULTI-LAYER SEMICONDUCTOR STACKS

Patent #:	8510696	Issue Dt:	08/13/2013	Application #:	13422637	Filing Dt:	03/16/2012
Publication #:	US20120192136	Pub Dt:	07/26/2012
Title:	ORDERING OF STATISTICAL CORRELATED QUANTITIES

Patent #:	NONE	Issue Dt:		Application #:	13423624	Filing Dt:	03/19/2012
Publication #:	US20120179412	Pub Dt:	07/12/2012
Title:	Circuits and Methods for Characterizing Random Variations in Device Characteristics in Semiconductor Integrated Circuits

Patent #:	8505617	Issue Dt:	08/13/2013	Application #:	13423659	Filing Dt:	03/19/2012
Publication #:	US20120175100	Pub Dt:	07/12/2012
Title:	Structure and Apparatus for Cooling Integrated Circuits Using Copper Microchannels

Patent #:	8603894	Issue Dt:	12/10/2013	Application #:	13423716	Filing Dt:	03/19/2012
Publication #:	US20120252175	Pub Dt:	10/04/2012
Title:	STRESSED SOURCE/DRAIN CMOS AND METHOD FOR FORMING SAME

Patent #:	8629540	Issue Dt:	01/14/2014	Application #:	13423772	Filing Dt:	03/19/2012
Publication #:	US20120176281	Pub Dt:	07/12/2012
Title:	APPARATUS AND METHODS FOR PACKAGING INTEGRATED CIRCUIT CHIPS WITH ANTENNAS FORMED FROM PACKAGE LEAD WIRES

Patent #:	8652762	Issue Dt:	02/18/2014	Application #:	13423838	Filing Dt:	03/19/2012
Publication #:	US20120205787	Pub Dt:	08/16/2012
Title:	ORGANIC GRADED SPIN ON BARC COMPOSITIONS FOR HIGH NA LITHOGRAPHY

Patent #:	NONE	Issue Dt:		Application #:	13424319	Filing Dt:	03/19/2012
Publication #:	US20130240997	Pub Dt:	09/19/2013
Title:	CONTACT BARS FOR MODIFYING STRESS IN SEMICONDUCTOR DEVICE AND RELATED METHOD

Patent #:	8664050	Issue Dt:	03/04/2014	Application #:	13424447	Filing Dt:	03/20/2012
Publication #:	US20130249002	Pub Dt:	09/26/2013
Title:	Structure and method to improve etsoi mosfets with back gate

Patent #:	8896069	Issue Dt:	11/25/2014	Application #:	13424613	Filing Dt:	03/20/2012
Publication #:	US20120175640	Pub Dt:	07/12/2012
Title:	SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRESS AND METHODS OF MANUFACTURING

Patent #:	8592916	Issue Dt:	11/26/2013	Application #:	13424787	Filing Dt:	03/20/2012
Publication #:	US20130249006	Pub Dt:	09/26/2013
Title:	SELECTIVELY RAISED SOURCE/DRAIN TRANSISTOR

Patent #:	8495525	Issue Dt:	07/23/2013	Application #:	13424816	Filing Dt:	03/20/2012
Title:	LITHOGRAPHIC ERROR REDUCTION BY PATTERN MATCHING

Patent #:	9057388	Issue Dt:	06/16/2015	Application #:	13425470	Filing Dt:	03/21/2012
Publication #:	US20130248112	Pub Dt:	09/26/2013
Title:	VACUUM TRAP

Patent #:	8530932	Issue Dt:	09/10/2013	Application #:	13425654	Filing Dt:	03/21/2012
Publication #:	US20120175678	Pub Dt:	07/12/2012
Title:	REPLACEMENT SPACER FOR TUNNEL FETS

Patent #:	8558313	Issue Dt:	10/15/2013	Application #:	13425681	Filing Dt:	03/21/2012
Publication #:	US20120187492	Pub Dt:	07/26/2012
Title:	BULK SUBSTRATE FET INTEGRATED ON CMOS SOI

Patent #:	8575964	Issue Dt:	11/05/2013	Application #:	13426776	Filing Dt:	03/22/2012
Publication #:	US20130249596	Pub Dt:	09/26/2013
Title:	INACTIVITY TRIGGERED SELF CLOCKING LOGIC FAMILY

Patent #:	8847338	Issue Dt:	09/30/2014	Application #:	13426845	Filing Dt:	03/22/2012
Publication #:	US20130069183	Pub Dt:	03/21/2013
Title:	METHOD FOR FORMING A SELF-ALIGNED HARD MASK FOR CONTACT TO A TUNNEL JUNCTION

Patent #:	8791372	Issue Dt:	07/29/2014	Application #:	13426892	Filing Dt:	03/22/2012
Publication #:	US20130075148	Pub Dt:	03/28/2013
Title:	REDUCING IMPEDANCE DISCONTINUITY IN PACKAGES

Patent #:	8652916	Issue Dt:	02/18/2014	Application #:	13426966	Filing Dt:	03/22/2012
Publication #:	US20120208338	Pub Dt:	08/16/2012
Title:	SELF ALIGNED IMPACT-IONIZATION MOS (I-MOS) DEVICE AND METHODS OF MANUFACTURE

Patent #:	8724365	Issue Dt:	05/13/2014	Application #:	13427162	Filing Dt:	03/22/2012
Publication #:	US20120178239	Pub Dt:	07/12/2012
Title:	PROGRAMMABLE SEMICONDUCTOR DEVICE

Patent #:	9424992	Issue Dt:	08/23/2016	Application #:	13427216	Filing Dt:	03/22/2012
Publication #:	US20120187536	Pub Dt:	07/26/2012
Title:	COMPLIMENTARY METAL-INSULATOR-METAL (MIM) CAPACITORS AND METHOD OF MANUFACTURE

Patent #:	8765558	Issue Dt:	07/01/2014	Application #:	13427237	Filing Dt:	03/22/2012
Publication #:	US20120178227	Pub Dt:	07/12/2012
Title:	REPLACEMENT GATE CMOS

Patent #:	NONE	Issue Dt:		Application #:	13427257	Filing Dt:	03/22/2012
Publication #:	US20120178232	Pub Dt:	07/12/2012
Title:	METHOD FOR FORMING A FIELD EFFECT DEVICE INCLUDING AN ANNULAR GATE ELECTRODE

Patent #:	8612918	Issue Dt:	12/17/2013	Application #:	13427486	Filing Dt:	03/22/2012
Publication #:	US20120180013	Pub Dt:	07/12/2012
Title:	METHOD FOR EXTRACTING INFORMATION FOR A CIRCUIT DESIGN

Patent #:	8539428	Issue Dt:	09/17/2013	Application #:	13427516	Filing Dt:	03/22/2012
Publication #:	US20120185815	Pub Dt:	07/19/2012
Title:	METHOD FOR EXTRACTING INFORMATION FOR A CIRCUIT DESIGN

Patent #:	NONE	Issue Dt:		Application #:	13427940	Filing Dt:	03/23/2012
Publication #:	US20130249066	Pub Dt:	09/26/2013
Title:	ELECTROMIGRATION-RESISTANT LEAD-FREE SOLDER INTERCONNECT STRUCTURES

Patent #:	8552502	Issue Dt:	10/08/2013	Application #:	13427963	Filing Dt:	03/23/2012
Publication #:	US20120187420	Pub Dt:	07/26/2012
Title:	STRUCTURE AND METHOD TO MAKE REPLACEMENT METAL GATE AND CONTACT METAL

Patent #:	8586444	Issue Dt:	11/19/2013	Application #:	13428004	Filing Dt:	03/23/2012
Publication #:	US20130249052	Pub Dt:	09/26/2013
Title:	CREATING DEEP TRENCHES ON UNDERLYING SUBSTRATE

Patent #:	8981565	Issue Dt:	03/17/2015	Application #:	13428184	Filing Dt:	03/23/2012
Publication #:	US20130249099	Pub Dt:	09/26/2013
Title:	Techniques to Form Uniform and Stable Silicide

Patent #:	8555115	Issue Dt:	10/08/2013	Application #:	13428205	Filing Dt:	03/23/2012
Publication #:	US20120185587	Pub Dt:	07/19/2012
Title:	DATA CONSISTENCY IN LONG-RUNNING PROCESSES

Patent #:	8534927	Issue Dt:	09/17/2013	Application #:	13428277	Filing Dt:	03/23/2012
Publication #:	US20130251304	Pub Dt:	09/26/2013
Title:	FLEXIBLE FIBER TO WAFER INTERFACE

Patent #:	NONE	Issue Dt:		Application #:	13428571	Filing Dt:	03/23/2012
Publication #:	US20130253868	Pub Dt:	09/26/2013
Title:	ESTIMATING DELAY DETERIORATION DUE TO DEVICE DEGRADATION IN INTEGRATED CIRCUITS

Patent #:	8713509	Issue Dt:	04/29/2014	Application #:	13429466	Filing Dt:	03/26/2012
Publication #:	US20120192130	Pub Dt:	07/26/2012
Title:	CIRCUIT DESIGN APPROXIMATION

Patent #:	NONE	Issue Dt:		Application #:	13429930	Filing Dt:	03/26/2012
Publication #:	US20120181627	Pub Dt:	07/19/2012
Title:	METHOD TO TAILOR LOCATION OF PEAK ELECTRIC FIELD DIRECTLY UNDERNEATH AN EXTENSION SPACER FOR ENHANCED PROGRAMMABILITY OF A PROMPT-SHIFT DEVICE

Patent #:	8806445	Issue Dt:	08/12/2014	Application #:	13429981	Filing Dt:	03/26/2012
Publication #:	US20120254840	Pub Dt:	10/04/2012
Title:	THREAD SERIALIZATION AND DISABLEMENT TOOL

Patent #:	8716759	Issue Dt:	05/06/2014	Application #:	13430018	Filing Dt:	03/26/2012
Publication #:	US20120181628	Pub Dt:	07/19/2012
Title:	METHOD TO TAILOR LOCATION OF PEAK ELECTRIC FIELD DIRECTLY UNDERNEATH AN EXTENSION SPACER FOR ENHANCED PROGRAMMABILITY OF A PROMPT-SHIFT DEVICE

Patent #:	9058302	Issue Dt:	06/16/2015	Application #:	13430028	Filing Dt:	03/26/2012
Publication #:	US20120179440	Pub Dt:	07/12/2012
Title:	COMBINED MATRIX-VECTOR AND MATRIX TRANSPOSE VECTOR MULTIPLY FOR A BLOCK-SPARSE MATRIX

Patent #:	8796735	Issue Dt:	08/05/2014	Application #:	13430041	Filing Dt:	03/26/2012
Publication #:	US20120193678	Pub Dt:	08/02/2012
Title:	FABRICATION OF A VERTICAL HETEROJUNCTION TUNNEL-FET

Patent #:	NONE	Issue Dt:		Application #:	13430049	Filing Dt:	03/26/2012
Publication #:	US20120182793	Pub Dt:	07/19/2012
Title:	ASYMMETRIC SILICON-ON-INSULATOR SRAM CELL

Patent #:	8753932	Issue Dt:	06/17/2014	Application #:	13430067	Filing Dt:	03/26/2012
Publication #:	US20120190159	Pub Dt:	07/26/2012
Title:	ASYMMETRIC SILICON-ON-INSULATOR SRAM CELL

Patent #:	8486511	Issue Dt:	07/16/2013	Application #:	13430177	Filing Dt:	03/26/2012
Publication #:	US20120183736	Pub Dt:	07/19/2012
Title:	PATTERN FORMATION EMPLOYING SELF-ASSEMBLED MATERIAL

Patent #:	8486512	Issue Dt:	07/16/2013	Application #:	13430179	Filing Dt:	03/26/2012
Publication #:	US20120183742	Pub Dt:	07/19/2012
Title:	PATTERN FORMATION EMPLOYING SELF-ASSEMBLED MATERIAL

Patent #:	NONE	Issue Dt:		Application #:	13430755	Filing Dt:	03/27/2012
Publication #:	US20130256802	Pub Dt:	10/03/2013
Title:	Replacement Gate With Reduced Gate Leakage Current

100

Patent #:	NONE	Issue Dt:		Application #:	13430864	Filing Dt:	03/27/2012
Publication #:	US20120221160	Pub Dt:	08/30/2012
Title:	Network Based Energy Preference Service for Managing Electric Vehicle Charging Preferences

Assignor

INTERNATIONAL BUSINESS MACHINES CORPORATION

Exec Dt:

06/29/2015

Assignee

GLOBALFOUNDRIES U.S. 2 LLC

2070 ROUTE 52

HOPEWELL JUNCTION, NEW YORK 12533

Correspondence name and address
	HESLIN ROTHENBERG FARLEY & MESITI P.C.
	5 COLUMBIA CIRCLE
	ALBANY, NY 12203

Search Results as of: 05/09/2024 12:26 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6