skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/16/2013
Application #:
13469604
Filing Dt:
05/11/2012
Publication #:
Pub Dt:
08/30/2012
Title:
MICROCONTROLLER FOR LOGIC BUILT-IN SELF TEST (LBIST)
2
Patent #:
Issue Dt:
12/02/2014
Application #:
13470393
Filing Dt:
05/14/2012
Publication #:
Pub Dt:
09/06/2012
Title:
Asymmetric FinFET devices
3
Patent #:
Issue Dt:
06/16/2015
Application #:
13470620
Filing Dt:
05/14/2012
Publication #:
Pub Dt:
11/14/2013
Title:
BURIED-CHANNEL FIELD-EFFECT TRANSISTORS
4
Patent #:
Issue Dt:
03/22/2016
Application #:
13470645
Filing Dt:
05/14/2012
Publication #:
Pub Dt:
11/14/2013
Title:
EVALUATING TRANSISTORS WITH E-BEAM INSPECTION
5
Patent #:
Issue Dt:
11/19/2013
Application #:
13471487
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
11/21/2013
Title:
PREVENTING SHORTING OF ADJACENT DEVICES
6
Patent #:
Issue Dt:
12/03/2013
Application #:
13471536
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
11/21/2013
Title:
INSTRUCTION-BY-INSTRUCTION CHECKING ON ACCELERATION PLATFORMS
7
Patent #:
Issue Dt:
06/17/2014
Application #:
13471623
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
03/14/2013
Title:
IDENTIFYING PARASITIC DIODE(S) IN AN INTEGRATED CIRCUIT PHYSICAL DESIGN
8
Patent #:
Issue Dt:
01/21/2014
Application #:
13471627
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
09/06/2012
Title:
SYSTEM AND METHOD TO IMPROVE CHIP YIELD, RELIABILITY AND PERFORMANCE
9
Patent #:
Issue Dt:
03/24/2015
Application #:
13471711
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
09/06/2012
Title:
HIGH DENSITY LOW POWER NANOWIRE PHASE CHANGE MATERIAL MEMORY DEVICE
10
Patent #:
Issue Dt:
03/25/2014
Application #:
13471846
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
11/21/2013
Title:
METHOD FOR FORMING A SELF-ALIGNED CONTACT OPENING BY A LATERAL ETCH
11
Patent #:
Issue Dt:
01/14/2014
Application #:
13471852
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
11/21/2013
Title:
MASK FREE PROTECTION OF WORK FUNCTION MATERIAL PORTIONS IN WIDE REPLACEMENT GATE ELECTRODES
12
Patent #:
Issue Dt:
04/22/2014
Application #:
13471955
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
11/21/2013
Title:
MOS CAPACITORS WITH A FINFET PROCESS
13
Patent #:
Issue Dt:
09/03/2013
Application #:
13472044
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
12/20/2012
Title:
BIPOLAR TRANSISTOR WITH RAISED EXTRINSIC SELF-ALIGNED BASE USING SELECTIVE EPITAXIAL GROWTH FOR BICMOS INTEGRATION
14
Patent #:
Issue Dt:
02/25/2014
Application #:
13472584
Filing Dt:
05/16/2012
Publication #:
Pub Dt:
11/21/2013
Title:
SEMICONDUCTOR ACTIVE MATRIX ON BURIED INSULATOR
15
Patent #:
Issue Dt:
08/26/2014
Application #:
13472605
Filing Dt:
05/16/2012
Publication #:
Pub Dt:
11/21/2013
Title:
METHOD AND STRUCTURE FOR FORMING FIN RESISTORS
16
Patent #:
Issue Dt:
12/30/2014
Application #:
13472674
Filing Dt:
05/16/2012
Publication #:
Pub Dt:
11/21/2013
Title:
ELECTRICALLY CONTROLLED OPTICAL FUSE AND METHOD OF FABRICATION
17
Patent #:
Issue Dt:
09/10/2013
Application #:
13472680
Filing Dt:
05/16/2012
Publication #:
Pub Dt:
03/14/2013
Title:
CMOS STRUCTURE HAVING MULTIPLE THRESHOLD VOLTAGE DEVICES
18
Patent #:
Issue Dt:
02/17/2015
Application #:
13472747
Filing Dt:
05/16/2012
Publication #:
Pub Dt:
11/21/2013
Title:
Epitaxial Semiconductor Resistor With Semiconductor Structures On Same Substrate
19
Patent #:
Issue Dt:
06/11/2013
Application #:
13472814
Filing Dt:
05/16/2012
Title:
CIRCUIT DESIGN USING DESIGN VARIABLE FUNCTION SLOPE SENSITIVITY
20
Patent #:
NONE
Issue Dt:
Application #:
13473789
Filing Dt:
05/17/2012
Publication #:
Pub Dt:
09/13/2012
Title:
AIRGAP-CONTAINING INTERCONNECT STRUCTURE WITH PATTERNABLE LOW-K MATERIAL AND METHOD OF FABRICATING
21
Patent #:
Issue Dt:
02/18/2014
Application #:
13474090
Filing Dt:
05/17/2012
Publication #:
Pub Dt:
06/13/2013
Title:
WAFER DICING EMPLOYING EDGE REGION UNDERFILL REMOVAL
22
Patent #:
Issue Dt:
05/28/2013
Application #:
13474244
Filing Dt:
05/17/2012
Publication #:
Pub Dt:
09/06/2012
Title:
REDUNDANCY DESIGN WITH ELECTRO-MIGRATION IMMUNITY AND METHOD OF MANUFACTURE
23
Patent #:
Issue Dt:
03/22/2016
Application #:
13474257
Filing Dt:
05/17/2012
Publication #:
Pub Dt:
09/13/2012
Title:
SELF ALIGNED DEVICE WITH ENHANCED STRESS AND METHODS OF MANUFACTURE
24
Patent #:
Issue Dt:
02/04/2014
Application #:
13474304
Filing Dt:
05/17/2012
Publication #:
Pub Dt:
09/13/2012
Title:
ANALYZING ANTICIPATED VALUE AND EFFORT IN USING CLOUD COMPUTING TO PROCESS A SPECIFIED WORKLOAD
25
Patent #:
Issue Dt:
04/09/2013
Application #:
13474349
Filing Dt:
05/17/2012
Publication #:
Pub Dt:
09/13/2012
Title:
SELF-ALIGNED DUAL DAMASCENE BEOL STRUCTURES WITH PATTERNABLE LOW- K MATERIAL AND METHODS OF FORMING SAME
26
Patent #:
Issue Dt:
10/22/2013
Application #:
13474790
Filing Dt:
05/18/2012
Publication #:
Pub Dt:
09/13/2012
Title:
TECHNIQUE TO CREATE A BURIED PLATE IN EMBEDDED DYNAMIC RANDOM ACCESS MEMORY DEVICE
27
Patent #:
Issue Dt:
12/17/2013
Application #:
13474916
Filing Dt:
05/18/2012
Publication #:
Pub Dt:
09/13/2012
Title:
METAL CAP FOR BACK END OF LINE (BEOL) INTERCONNECTS, DESIGN STRUCTURE AND METHOD OF MANUFACTURE
28
Patent #:
NONE
Issue Dt:
Application #:
13474944
Filing Dt:
05/18/2012
Publication #:
Pub Dt:
11/21/2013
Title:
INTERCONNECT WITH TITANIUM-OXIDE DIFFUSION BARRIER
29
Patent #:
Issue Dt:
01/06/2015
Application #:
13474949
Filing Dt:
05/18/2012
Publication #:
Pub Dt:
11/14/2013
Title:
BURIED-CHANNEL FIELD-EFFECT TRANSISTORS
30
Patent #:
Issue Dt:
10/15/2013
Application #:
13475485
Filing Dt:
05/18/2012
Title:
RETROGRADE SUBSTRATE FOR DEEP TRENCH CAPACITORS
31
Patent #:
Issue Dt:
02/04/2014
Application #:
13475503
Filing Dt:
05/18/2012
Publication #:
Pub Dt:
11/22/2012
Title:
LOW TEMPERATURE SELECTIVE EPITAXY OF SILICON GERMANIUM ALLOYS EMPLOYING CYCLIC DEPOSIT AND ETCH
32
Patent #:
Issue Dt:
07/16/2013
Application #:
13475967
Filing Dt:
05/19/2012
Publication #:
Pub Dt:
11/01/2012
Title:
SPIN-MOUNTED FABRICATION OF INJECTION MOLDED MICRO-OPTICS
33
Patent #:
Issue Dt:
12/15/2015
Application #:
13476056
Filing Dt:
05/21/2012
Publication #:
Pub Dt:
11/21/2013
Title:
VIA STRUCTURE FOR THREE-DIMENSIONAL CIRCUIT INTEGRATION
34
Patent #:
NONE
Issue Dt:
Application #:
13476382
Filing Dt:
05/21/2012
Publication #:
Pub Dt:
11/22/2012
Title:
SCHEME TO ENABLE ROBUST INTEGRATION OF BAND EDGE DEVICES AND ALTERNATIVE CHANNELS
35
Patent #:
Issue Dt:
11/12/2013
Application #:
13476567
Filing Dt:
05/21/2012
Publication #:
Pub Dt:
11/21/2013
Title:
MOS CAPACITORS WITH A FINFET PROCESS
36
Patent #:
Issue Dt:
06/23/2015
Application #:
13477978
Filing Dt:
05/22/2012
Publication #:
Pub Dt:
11/28/2013
Title:
INDUCTOR WITH STACKED CONDUCTORS
37
Patent #:
Issue Dt:
06/02/2015
Application #:
13478080
Filing Dt:
05/22/2012
Publication #:
Pub Dt:
11/28/2013
Title:
INTEGRATED CIRCUIT WITH ON CHIP PLANAR DIODE AND CMOS DEVICES
38
Patent #:
Issue Dt:
05/21/2013
Application #:
13478127
Filing Dt:
05/23/2012
Title:
METHOD AND SYSTEM FOR DESIGN AND MODELING OF VERTICAL INTERCONNECTS FOR 3DI APPLICATIONS
39
Patent #:
Issue Dt:
05/26/2015
Application #:
13478154
Filing Dt:
05/23/2012
Publication #:
Pub Dt:
11/28/2013
Title:
STRUCTURE AND METHOD TO MODULATE THRESHOLD VOLTAGE FOR HIGH-K METAL GATE FIELD EFFECT TRANSISTORS (FETS)
40
Patent #:
Issue Dt:
07/29/2014
Application #:
13478272
Filing Dt:
05/23/2012
Publication #:
Pub Dt:
11/29/2012
Title:
Clock Tree Planning for an ASIC
41
Patent #:
Issue Dt:
02/25/2014
Application #:
13478411
Filing Dt:
05/23/2012
Publication #:
Pub Dt:
11/28/2013
Title:
FORMING FACET-LESS EPITAXY WITH A CUT MASK
42
Patent #:
NONE
Issue Dt:
Application #:
13478749
Filing Dt:
05/23/2012
Publication #:
Pub Dt:
11/28/2013
Title:
SURFACE MORPHOLOGY GENERATION AND TRANSFER BY SPALLING
43
Patent #:
Issue Dt:
05/27/2014
Application #:
13478932
Filing Dt:
05/23/2012
Publication #:
Pub Dt:
11/28/2013
Title:
DRIFT-INSENSITIVE OR INVARIANT MATERIAL FOR PHASE CHANGE MEMORY
44
Patent #:
NONE
Issue Dt:
Application #:
13478976
Filing Dt:
05/23/2012
Publication #:
Pub Dt:
11/28/2013
Title:
FIN ISOLATION FOR MULTIGATE TRANSISTORS
45
Patent #:
Issue Dt:
02/11/2014
Application #:
13479448
Filing Dt:
05/24/2012
Publication #:
Pub Dt:
11/28/2013
Title:
MULTI-BANK RANDOM ACCESS MEMORY STRUCTURE WITH GLOBAL AND LOCAL SIGNAL BUFFERING FOR IMPROVED PERFORMANCE
46
Patent #:
NONE
Issue Dt:
Application #:
13479871
Filing Dt:
05/24/2012
Publication #:
Pub Dt:
11/28/2013
Title:
SEMICONDUCTOR WIRE-ARRAY VARACTOR STRUCTURES
47
Patent #:
Issue Dt:
06/30/2015
Application #:
13479946
Filing Dt:
05/24/2012
Publication #:
Pub Dt:
12/06/2012
Title:
WIRING SWITCH DESIGNS BASED ON A FIELD EFFECT DEVICE FOR RECONFIGURABLE INTERCONNECT PATHS
48
Patent #:
Issue Dt:
05/28/2013
Application #:
13480329
Filing Dt:
05/24/2012
Publication #:
Pub Dt:
11/08/2012
Title:
THIN SUBSTRATE FABRICATION USING STRESS-INDUCED SPALLING
49
Patent #:
Issue Dt:
08/27/2013
Application #:
13480573
Filing Dt:
05/25/2012
Title:
CLOSED-LOOP SLEW-RATE CONTROL FOR PHASE INTERPOLATOR OPTIMIZATION
50
Patent #:
Issue Dt:
03/18/2014
Application #:
13480831
Filing Dt:
05/25/2012
Publication #:
Pub Dt:
11/28/2013
Title:
METHOD AND APPARATUS FOR SUBSTRATE-MASK ALIGNMENT
51
Patent #:
Issue Dt:
07/16/2013
Application #:
13481048
Filing Dt:
05/25/2012
Title:
BIPOLAR JUNCTION TRANSISTOR WITH EPITAXIAL CONTACTS
52
Patent #:
Issue Dt:
04/29/2014
Application #:
13481062
Filing Dt:
05/25/2012
Publication #:
Pub Dt:
11/28/2013
Title:
SPALLING UTILIZING STRESSOR LAYER PORTIONS
53
Patent #:
Issue Dt:
07/05/2016
Application #:
13482166
Filing Dt:
05/29/2012
Publication #:
Pub Dt:
12/05/2013
Title:
CONTENT ADDRESSABLE MEMORY EARLY-PREDICT LATE-CORRECT SINGLE ENDED SENSING
54
Patent #:
Issue Dt:
08/26/2014
Application #:
13482262
Filing Dt:
05/29/2012
Publication #:
Pub Dt:
09/20/2012
Title:
METHOD TO IMPROVE NUCLEATION OF MATERIALS ON GRAPHENE AND CARBON NANOTUBES
55
Patent #:
Issue Dt:
06/09/2015
Application #:
13482352
Filing Dt:
05/29/2012
Publication #:
Pub Dt:
12/05/2013
Title:
CORROSION/ETCHING PROTECTION IN INTEGRATION CIRCUIT FABRICATIONS
56
Patent #:
Issue Dt:
03/24/2015
Application #:
13482414
Filing Dt:
05/29/2012
Publication #:
Pub Dt:
12/05/2013
Title:
REACTIVE BONDING OF A FLIP CHIP PACKAGE
57
Patent #:
Issue Dt:
06/16/2015
Application #:
13482438
Filing Dt:
05/29/2012
Publication #:
Pub Dt:
12/05/2013
Title:
LIQUID CRYSTAL INTEGRATED CIRCUIT AND METHOD TO FABRICATE SAME
58
Patent #:
Issue Dt:
04/29/2014
Application #:
13482624
Filing Dt:
05/29/2012
Publication #:
Pub Dt:
12/05/2013
Title:
Categorization of Design Rule Errors
59
Patent #:
Issue Dt:
11/28/2017
Application #:
13482864
Filing Dt:
05/29/2012
Publication #:
Pub Dt:
12/05/2013
Title:
INTEGRATED CIRCUIT INCLUDING WIRE STRUCTURE, RELATED METHOD AND DESIGN STRUCTURE
60
Patent #:
Issue Dt:
05/05/2015
Application #:
13483200
Filing Dt:
05/30/2012
Publication #:
Pub Dt:
12/05/2013
Title:
EMBEDDED PLANAR SOURCE/DRAIN STRESSORS FOR A FINFET INCLUDING A PLURALITY OF FINS
61
Patent #:
Issue Dt:
06/16/2015
Application #:
13483781
Filing Dt:
05/30/2012
Publication #:
Pub Dt:
12/05/2013
Title:
SEMICONDUCTOR-ON-INSULATOR (SOI) SUBSTRATES WITH ULTRA-THIN SOI LAYERS AND BURIED OXIDES
62
Patent #:
Issue Dt:
11/19/2013
Application #:
13484111
Filing Dt:
05/30/2012
Publication #:
Pub Dt:
12/05/2013
Title:
MACHINE-LEARNING BASED DATAPATH EXTRACTION
63
Patent #:
Issue Dt:
09/24/2013
Application #:
13484451
Filing Dt:
05/31/2012
Title:
POWER AND TIMING OPTIMIZATION FOR AN INTEGRATED CIRCUIT BY VOLTAGE MODIFICATION ACROSS VARIOUS RANGES OF TEMPERATURES
64
Patent #:
NONE
Issue Dt:
Application #:
13484657
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
FINFET CONTACTING A CONDUCTIVE STRAP STRUCTURE OF A DRAM
65
Patent #:
Issue Dt:
07/05/2016
Application #:
13484739
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
WRAP-AROUND FIN FOR CONTACTING A CAPACITOR STRAP OF A DRAM
66
Patent #:
Issue Dt:
06/25/2013
Application #:
13484868
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
11/22/2012
Title:
ON-CHIP LEAKAGE CURRENT MODELING AND MEASUREMENT CIRCUIT
67
Patent #:
Issue Dt:
08/19/2014
Application #:
13485748
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
NON-VOLATILE MEMORY CROSSPOINT REPAIR
68
Patent #:
Issue Dt:
12/20/2016
Application #:
13485828
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
ELEMENT PLACEMENT IN CIRCUIT DESIGN BASED ON PREFERRED LOCATION
69
Patent #:
Issue Dt:
09/30/2014
Application #:
13485862
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
MANUFACTURING CONTROL BASED ON A FINAL DESIGN STRUCTURE INCORPORATING BOTH LAYOUT AND CLIENT-SPECIFIC MANUFACTURING INFORMATION
70
Patent #:
Issue Dt:
01/28/2014
Application #:
13486177
Filing Dt:
06/01/2012
Publication #:
Pub Dt:
12/05/2013
Title:
EARLY DESIGN CYCLE OPTIMZATION
71
Patent #:
Issue Dt:
06/17/2014
Application #:
13486573
Filing Dt:
06/01/2012
Publication #:
Pub Dt:
10/31/2013
Title:
Assembly of Electronic and Optical Devices
72
Patent #:
Issue Dt:
12/23/2014
Application #:
13486644
Filing Dt:
06/01/2012
Publication #:
Pub Dt:
12/05/2013
Title:
RECEIVER WITH FOUR-SLICE DECISION FEEDBACK EQUALIZER
73
Patent #:
Issue Dt:
01/21/2014
Application #:
13486645
Filing Dt:
06/01/2012
Publication #:
Pub Dt:
12/05/2013
Title:
TIMING REFINEMENT RE-ROUTING
74
Patent #:
NONE
Issue Dt:
Application #:
13487062
Filing Dt:
06/01/2012
Publication #:
Pub Dt:
12/05/2013
Title:
Structured Latch and Local-Clock-Buffer Planning
75
Patent #:
Issue Dt:
10/29/2013
Application #:
13487413
Filing Dt:
06/04/2012
Title:
CUT-VERY-LAST DUAL-EPI FLOW
76
Patent #:
Issue Dt:
08/26/2014
Application #:
13487427
Filing Dt:
06/04/2012
Publication #:
Pub Dt:
09/27/2012
Title:
CROSSPOINT ARRAY AND METHOD OF USE WITH A CROSSPOINT ARRAY HAVING CROSSBAR ELEMENTS HAVING A SOLID ELECTROLYTE MATERIAL USED AS A RECTIFIER WITH A SYMMETRIC OR SUBSTANTIALLY SYMMETRIC RESISTIVE MEMORY
77
Patent #:
Issue Dt:
12/10/2013
Application #:
13487473
Filing Dt:
06/04/2012
Publication #:
Pub Dt:
10/04/2012
Title:
SELF-ALIGNED III-V FIELD EFFECT TRANSISTOR (FET) AND INTEGRATED CIRCUIT (IC) CHIP
78
Patent #:
Issue Dt:
02/04/2014
Application #:
13487511
Filing Dt:
06/04/2012
Publication #:
Pub Dt:
11/07/2013
Title:
SEMICONDUCTOR SUBSTRATE WITH TRANSISTORS HAVING DIFFERENT THRESHOLD VOLTAGES
79
Patent #:
Issue Dt:
02/24/2015
Application #:
13487904
Filing Dt:
06/04/2012
Publication #:
Pub Dt:
09/20/2012
Title:
ESD NETWORK CIRCUIT WITH A THROUGH WAFER VIA STRUCTURE AND A METHOD OF MANUFACTURE
80
Patent #:
Issue Dt:
03/18/2014
Application #:
13488065
Filing Dt:
06/04/2012
Publication #:
Pub Dt:
12/05/2013
Title:
DESIGNING A ROBUST POWER EFFICIENT CLOCK DISTRIBUTION NETWORK
81
Patent #:
Issue Dt:
03/03/2015
Application #:
13488532
Filing Dt:
06/05/2012
Publication #:
Pub Dt:
12/05/2013
Title:
CIRCUIT TECHNIQUE TO ELECTRICALLY CHARACTERIZE BLOCK MASK SHIFTS
82
Patent #:
NONE
Issue Dt:
Application #:
13488581
Filing Dt:
06/05/2012
Publication #:
Pub Dt:
12/05/2013
Title:
BORDERLESS CONTACTS FOR METAL GATES THROUGH SELECTIVE CAP DEPOSITION
83
Patent #:
Issue Dt:
06/02/2015
Application #:
13488678
Filing Dt:
06/05/2012
Publication #:
Pub Dt:
12/05/2013
Title:
METHOD FOR SHAPING A LAMINATE SUBSTRATE
84
Patent #:
Issue Dt:
09/08/2015
Application #:
13488685
Filing Dt:
06/05/2012
Publication #:
Pub Dt:
12/05/2013
Title:
METHOD FOR SHAPING A LAMINATE SUBSTRATE
85
Patent #:
Issue Dt:
06/16/2015
Application #:
13488693
Filing Dt:
06/05/2012
Publication #:
Pub Dt:
12/05/2013
Title:
FIXTURE FOR SHAPING A LAMINATE SUBSTRATE
86
Patent #:
Issue Dt:
12/30/2014
Application #:
13488870
Filing Dt:
06/05/2012
Publication #:
Pub Dt:
12/05/2013
Title:
SYSTEM AND METHOD FOR FORMING ALUMINUM FUSE FOR COMPATIBILITY WITH COPPER BEOL INTERCONNECT SCHEME
87
Patent #:
Issue Dt:
02/04/2014
Application #:
13488940
Filing Dt:
06/05/2012
Publication #:
Pub Dt:
09/27/2012
Title:
SURFACE MODIFIED NANOPARTICLES, METHODS OF THEIR PREPARATION, AND USES THEREOF FOR GENE AND DRUG DELIVERY
88
Patent #:
Issue Dt:
07/15/2014
Application #:
13489537
Filing Dt:
06/06/2012
Publication #:
Pub Dt:
12/12/2013
Title:
GATED DIODE STRUCTURE FOR ELIMINATING RIE DAMAGE FROM CAP REMOVAL
89
Patent #:
Issue Dt:
01/28/2014
Application #:
13489572
Filing Dt:
06/06/2012
Publication #:
Pub Dt:
12/12/2013
Title:
SPACER ISOLATION IN DEEP TRENCH
90
Patent #:
Issue Dt:
07/01/2014
Application #:
13489861
Filing Dt:
06/06/2012
Publication #:
Pub Dt:
12/12/2013
Title:
EDGE PROTECTION OF BONDED WAFERS DURING WAFER THINNING
91
Patent #:
NONE
Issue Dt:
Application #:
13489940
Filing Dt:
06/06/2012
Publication #:
Pub Dt:
12/12/2013
Title:
SELF-ALIGNED METAL-INSULATOR-METAL (MIM) CAPACITOR
92
Patent #:
Issue Dt:
02/03/2015
Application #:
13490239
Filing Dt:
06/06/2012
Publication #:
Pub Dt:
09/27/2012
Title:
MICROELECTRONIC SUBSTRATE HAVING REMOVABLE EDGE EXTENSION ELEMENT
93
Patent #:
NONE
Issue Dt:
Application #:
13490488
Filing Dt:
06/07/2012
Publication #:
Pub Dt:
12/12/2013
Title:
PLATING BATHS AND METHODS FOR ELECTROPLATING SELENIUM AND SELENIUM ALLOYS
94
Patent #:
Issue Dt:
08/12/2014
Application #:
13490542
Filing Dt:
06/07/2012
Publication #:
Pub Dt:
12/12/2013
Title:
DUAL DAMASCENE DUAL ALIGNMENT INTERCONNECT SCHEME
95
Patent #:
Issue Dt:
02/18/2014
Application #:
13490618
Filing Dt:
06/07/2012
Publication #:
Pub Dt:
11/14/2013
Title:
FABRICATE SELF-FORMED NANOMETER PORE ARRAY AT WAFER SCALE FOR DNA SEQUENCING
96
Patent #:
Issue Dt:
08/04/2015
Application #:
13490740
Filing Dt:
06/07/2012
Publication #:
Pub Dt:
12/12/2013
Title:
METHOD OF MANUFACTURING SCALED EQUIVALENT OXIDE THICKNESS GATE STACKS IN SEMICONDUCTOR DEVICES AND RELATED DESIGN STRUCTURE
97
Patent #:
Issue Dt:
12/23/2014
Application #:
13491036
Filing Dt:
06/07/2012
Publication #:
Pub Dt:
09/27/2012
Title:
SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRAIN AND METHODS OF MANUFACTURING AND DESIGN STRUCTURE
98
Patent #:
Issue Dt:
02/09/2016
Application #:
13491093
Filing Dt:
06/07/2012
Publication #:
Pub Dt:
09/27/2012
Title:
REMOVING MATERIAL FROM DEFECTIVE OPENING IN GLASS MOLD
99
Patent #:
Issue Dt:
05/31/2016
Application #:
13491210
Filing Dt:
06/07/2012
Publication #:
Pub Dt:
12/12/2013
Title:
UNIVERSAL JITTER METER AND PHASE NOISE MEASUREMENT
100
Patent #:
Issue Dt:
03/25/2014
Application #:
13491857
Filing Dt:
06/08/2012
Publication #:
Pub Dt:
12/12/2013
Title:
RECESSING AND CAPPING OF GATE STRUCTURES WITH VARYING METAL COMPOSITIONS
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 07:15 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT