skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/01/2014
Application #:
13783438
Filing Dt:
03/04/2013
Publication #:
Pub Dt:
07/11/2013
Title:
DOUBLE-SIDED INTEGRATED CIRCUIT CHIPS
2
Patent #:
Issue Dt:
12/31/2013
Application #:
13783526
Filing Dt:
03/04/2013
Publication #:
Pub Dt:
07/11/2013
Title:
FIELD EFFECT TRANSISTOR DEVICE
3
Patent #:
Issue Dt:
06/16/2015
Application #:
13783705
Filing Dt:
03/04/2013
Publication #:
Pub Dt:
09/04/2014
Title:
PLANAR QUBITS HAVING INCREASED COHERENCE TIMES
4
Patent #:
Issue Dt:
03/31/2015
Application #:
13783729
Filing Dt:
03/04/2013
Publication #:
Pub Dt:
07/03/2014
Title:
HYBRID LATCH AND FUSE SCHEME FOR MEMORY REPAIR
5
Patent #:
Issue Dt:
06/16/2015
Application #:
13783943
Filing Dt:
03/04/2013
Publication #:
Pub Dt:
09/04/2014
Title:
CONTROLLED METAL EXTRUSION OPENING IN SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING
6
Patent #:
Issue Dt:
03/04/2014
Application #:
13785109
Filing Dt:
03/05/2013
Title:
TEST COVERAGE OF INTEGRATED CIRCUITS WITH MASKING PATTERN SELECTION
7
Patent #:
Issue Dt:
03/18/2014
Application #:
13785438
Filing Dt:
03/05/2013
Publication #:
Pub Dt:
07/18/2013
Title:
TASK-BASED MULTI-PROCESS DESIGN SYNTHESIS
8
Patent #:
Issue Dt:
09/02/2014
Application #:
13785602
Filing Dt:
03/05/2013
Publication #:
Pub Dt:
09/11/2014
Title:
MEMORY STATE SENSING BASED ON CELL CAPACITANCE
9
Patent #:
Issue Dt:
09/02/2014
Application #:
13785816
Filing Dt:
03/05/2013
Publication #:
Pub Dt:
09/11/2014
Title:
FRONT SIDE WAFER ID PROCESSING
10
Patent #:
NONE
Issue Dt:
Application #:
13786629
Filing Dt:
03/06/2013
Publication #:
Pub Dt:
05/29/2014
Title:
DIAGNOSTIC TESTING FOR A DOUBLE-PUMPED MEMORY ARRAY
11
Patent #:
NONE
Issue Dt:
Application #:
13788125
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
09/11/2014
Title:
BURST NOISE IN LINE TEST
12
Patent #:
Issue Dt:
07/21/2015
Application #:
13788406
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
07/18/2013
Title:
High Density Memory Cells Using Lateral Epitaxy
13
Patent #:
Issue Dt:
02/04/2014
Application #:
13788617
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
07/18/2013
Title:
SERIALIZED ERROR INJECTION INTO A FUNCTION UNDER TEST
14
Patent #:
Issue Dt:
12/15/2015
Application #:
13788689
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
11/28/2013
Title:
STRUCTURE AND METHOD TO MODULATE THRESHOLD VOLTAGE FOR HIGH-K METAL GATE FIELD EFFECT TRANSISTORS (FETs)
15
Patent #:
Issue Dt:
07/21/2015
Application #:
13788744
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
12/19/2013
Title:
BITLINE DELETION
16
Patent #:
NONE
Issue Dt:
Application #:
13788776
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
07/18/2013
Title:
WAFER FILL PATTERNS AND USES
17
Patent #:
Issue Dt:
03/04/2014
Application #:
13788980
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
07/18/2013
Title:
HIGH CAPACITANCE TRENCH CAPACITOR
18
Patent #:
Issue Dt:
12/16/2014
Application #:
13789018
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
08/01/2013
Title:
REPLACEMENT METAL GATE STRUCTURES PROVIDING INDEPENDENT CONTROL ON WORK FUNCTION AND GATE LEAKAGE CURRENT
19
Patent #:
Issue Dt:
11/11/2014
Application #:
13789792
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
09/11/2014
Title:
Self-aligned Contacts For Replacement Metal Gate Transistors
20
Patent #:
NONE
Issue Dt:
Application #:
13789891
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
08/01/2013
Title:
3D CHIP STACK HAVING ENCAPSULATED CHIP-IN-CHIP
21
Patent #:
Issue Dt:
07/28/2015
Application #:
13790399
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
09/11/2014
Title:
ELECTRONIC FUSE WITH RESISTIVE HEATER
22
Patent #:
NONE
Issue Dt:
Application #:
13790734
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
07/25/2013
Title:
TRENCH ISOLATION AND METHOD OF FABRICATING TRENCH ISOLATION
23
Patent #:
NONE
Issue Dt:
Application #:
13790910
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
07/25/2013
Title:
SEMICONDUCTOR DEVICES FABRICATED BY DOPED MATERIAL LAYER AS DOPANT SOURCE
24
Patent #:
Issue Dt:
05/19/2015
Application #:
13791502
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
08/15/2013
Title:
AIRGAP-CONTAINING INTERCONNECT STRUCTURE WITH PATTERNABLE LOW-K MATERIAL AND METHOD OF FABRICATING
25
Patent #:
Issue Dt:
06/16/2015
Application #:
13791520
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
07/25/2013
Title:
SELF-ALIGNED CONTACTS FOR HIGH K/METAL GATE PROCESS FLOW
26
Patent #:
Issue Dt:
11/18/2014
Application #:
13791545
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
07/25/2013
Title:
STRUCTURE AND METHOD FOR STRESS LATCHING IN NON-PLANAR SEMICONDUCTOR DEVICES
27
Patent #:
NONE
Issue Dt:
Application #:
13791877
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
07/25/2013
Title:
Communicating Control Information for a Data Communications Link Via a Line Being Calibrated
28
Patent #:
Issue Dt:
07/01/2014
Application #:
13792933
Filing Dt:
03/11/2013
Publication #:
Pub Dt:
07/25/2013
Title:
HOMOGENEOUS RECOVERY IN A REDUNDANT MEMORY SYSTEM
29
Patent #:
Issue Dt:
02/24/2015
Application #:
13793185
Filing Dt:
03/11/2013
Publication #:
Pub Dt:
07/25/2013
Title:
METHOD, STRUCTURE AND DESIGN STRUCTURE FOR CUSTOMIZING HISTORY EFFECTS OF SOI CIRCUITS
30
Patent #:
Issue Dt:
07/08/2014
Application #:
13793363
Filing Dt:
03/11/2013
Publication #:
Pub Dt:
07/25/2013
Title:
HETEROGENEOUS RECOVERY IN A REDUNDANT MEMORY SYSTEM
31
Patent #:
NONE
Issue Dt:
Application #:
13793662
Filing Dt:
03/11/2013
Publication #:
Pub Dt:
04/17/2014
Title:
FINFET CIRCUITS WITH VARIOUS FIN HEIGHTS
32
Patent #:
Issue Dt:
04/14/2015
Application #:
13793804
Filing Dt:
03/11/2013
Publication #:
Pub Dt:
09/11/2014
Title:
MULTI-PLASMA NITRIDATION PROCESS FOR A GATE DIELECTRIC
33
Patent #:
Issue Dt:
09/09/2014
Application #:
13795030
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
07/25/2013
Title:
FLUID DISTRIBUTION METHOD FACILITATING COOLING OF ELECTRONICS RACK(S) AND SIMULATING HEATED AIRFLOW EXHAUST OF ELECTRONICS RACK(S)
34
Patent #:
Issue Dt:
02/17/2015
Application #:
13795513
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
10/03/2013
Title:
MASK DESIGN METHOD, PROGRAM, AND MASK DESIGN SYSTEM
35
Patent #:
Issue Dt:
06/03/2014
Application #:
13796154
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
07/25/2013
Title:
REDUCED CORNER LEAKAGE IN SOI STRUCTURE AND METHOD
36
Patent #:
Issue Dt:
09/09/2014
Application #:
13796259
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
07/25/2013
Title:
DISTRIBUTING SPARE LATCH CIRCUITS IN INTEGRATED CIRCUIT DESIGNS
37
Patent #:
Issue Dt:
12/02/2014
Application #:
13796278
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
09/18/2014
Title:
NON-REPLACEMENT GATE NANOMESH FIELD EFFECT TRANSISTOR WITH PAD REGIONS
38
Patent #:
Issue Dt:
07/15/2014
Application #:
13796418
Filing Dt:
03/12/2013
Title:
NON-REPLACEMENT GATE NANOMESH FIELD EFFECT TRANSISTOR WITH EPITIXIALLY GROWN SOURCE AND DRAIN
39
Patent #:
Issue Dt:
09/23/2014
Application #:
13797001
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
09/18/2014
Title:
METHODS OF INCREASING SPACE FOR CONTACT ELEMENTS BY USING A SACRIFICIAL LINER AND THE RESULTING DEVICE
40
Patent #:
Issue Dt:
07/21/2015
Application #:
13798446
Filing Dt:
03/13/2013
Publication #:
Pub Dt:
07/25/2013
Title:
HIGH DENSITY MULTI-ELECTRODE ARRAY
41
Patent #:
Issue Dt:
06/09/2015
Application #:
13798449
Filing Dt:
03/13/2013
Publication #:
Pub Dt:
08/15/2013
Title:
Method and System for Improving Alignment Precision of Parts in MEMS
42
Patent #:
Issue Dt:
01/06/2015
Application #:
13798573
Filing Dt:
03/13/2013
Publication #:
Pub Dt:
08/01/2013
Title:
HIGH THRESHOLD VOLTAGE NMOS TRANSISTORS FOR LOW POWER IC TECHNOLOGY
43
Patent #:
Issue Dt:
11/24/2015
Application #:
13798643
Filing Dt:
03/13/2013
Publication #:
Pub Dt:
08/08/2013
Title:
USE OF CONTACTS TO CREATE DIFFERENTIAL STRESSES ON DEVICES
44
Patent #:
Issue Dt:
08/19/2014
Application #:
13799148
Filing Dt:
03/13/2013
Title:
THERMALLY ASSISTED MRAM WITH MULTILAYER STRAP AND TOP CONTACT FOR LOW THERMAL CONDUCTIVITY
45
Patent #:
Issue Dt:
12/22/2015
Application #:
13800091
Filing Dt:
03/13/2013
Publication #:
Pub Dt:
09/18/2014
Title:
METHODS OF FABRICATING BIPOLAR JUNCTION TRANSISTORS WITH REDUCED EPITAXIAL BASE FACETS EFFECT FOR LOW PARASITIC COLLECTOR-BASE CAPACITANCE
46
Patent #:
NONE
Issue Dt:
Application #:
13800201
Filing Dt:
03/13/2013
Publication #:
Pub Dt:
09/18/2014
Title:
METAL PLATING SYSTEM INCLUDING GAS BUBBLE REMOVAL UNIT
47
Patent #:
Issue Dt:
01/13/2015
Application #:
13803281
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/08/2013
Title:
HIGHLY SCALABLE TRENCH CAPACITOR
48
Patent #:
NONE
Issue Dt:
Application #:
13803364
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/01/2013
Title:
STRUCTURE FOR NANO-SCALE METALLIZATION AND METHOD FOR FABRICATING SAME
49
Patent #:
Issue Dt:
07/01/2014
Application #:
13803470
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
07/25/2013
Title:
PROGRAMMABLE FETS USING VT-SHIFT EFFECT AND METHODS OF MANUFACTURE
50
Patent #:
Issue Dt:
10/21/2014
Application #:
13803856
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
BACK-GATED SUBSTRATE AND SEMICONDUCTOR DEVICE, AND RELATED METHOD OF FABRICATION
51
Patent #:
Issue Dt:
07/14/2015
Application #:
13826316
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
DYNAMIC PEAK TRACKING IN X-RAY PHOTOELECTRON SPECTROSCOPY MEASUREMENT TOOL
52
Patent #:
Issue Dt:
12/09/2014
Application #:
13826628
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
ELECTRICAL LEAKAGE REDUCTION IN STACKED INTEGRATED CIRCUITS HAVING THROUGH-SILICON-VIA (TSV) STRUCTURES
53
Patent #:
Issue Dt:
02/02/2016
Application #:
13826631
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/08/2013
Title:
ALIGNMENT NET INSERTION FOR STRAIGHTENING THE DATAPATH IN A FORCE-DIRECTED PLACER
54
Patent #:
Issue Dt:
10/01/2013
Application #:
13826830
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/08/2013
Title:
THREE-DIMENSIONAL (3D) INTEGRATED CIRCUIT WITH ENHANCED COPPER-TO-COPPER BONDING
55
Patent #:
Issue Dt:
02/25/2014
Application #:
13826874
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/08/2013
Title:
METHOD FOR FORMING SEMICONDUCTOR CHIP WITH GRAPHENE BASED DEVICES IN AN INTERCONNECT STRUCTURE OF THE CHIP
56
Patent #:
Issue Dt:
12/01/2015
Application #:
13826936
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/01/2013
Title:
STRUCTURE WITH SELF ALIGNED RESIST LAYER ON AN INTERCONNECT SURFACE AND METHOD OF MAKING SAME
57
Patent #:
NONE
Issue Dt:
Application #:
13827401
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
07/25/2013
Title:
COMPUTER READABLE MEDIUM ENCODED WITH A PROGRAM FOR FABRICATING A 3D INTEGRATED CIRCUIT STRUCTURE
58
Patent #:
Issue Dt:
09/02/2014
Application #:
13827690
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/01/2013
Title:
IMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT
59
Patent #:
NONE
Issue Dt:
Application #:
13828249
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/08/2013
Title:
TITANIUM NITRIDE REMOVAL
60
Patent #:
Issue Dt:
08/05/2014
Application #:
13828276
Filing Dt:
03/14/2013
Title:
DOPING OF FINFET STRUCTURES
61
Patent #:
NONE
Issue Dt:
Application #:
13828340
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
WAFER-TO-WAFER FUSION BONDING CHUCK
62
Patent #:
Issue Dt:
06/30/2015
Application #:
13828650
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/08/2013
Title:
SELECTIVE ETCH CHEMISTRY FOR GATE ELECTRODE MATERIALS
63
Patent #:
Issue Dt:
06/23/2015
Application #:
13828936
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
DUAL THREE-DIMENSIONAL (3D) RESISTOR AND METHODS OF FORMING
64
Patent #:
Issue Dt:
05/13/2014
Application #:
13832929
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
08/22/2013
Title:
LOW HARMONIC RF SWITCH IN SOI
65
Patent #:
Issue Dt:
11/24/2015
Application #:
13833139
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
08/08/2013
Title:
POST-FABRICATION SELF-ALIGNED INITIALIZATION OF INTEGRATED DEVICES
66
Patent #:
Issue Dt:
10/04/2016
Application #:
13833317
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/18/2014
Title:
WET STRIP PROCESS FOR AN ANTIREFLECTIVE COATING LAYER
67
Patent #:
Issue Dt:
02/24/2015
Application #:
13833656
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/18/2014
Title:
METHOD AND STRUCTURE FOR PFET JUNCTION PROFILE WITH SIGE CHANNEL
68
Patent #:
Issue Dt:
08/05/2014
Application #:
13833713
Filing Dt:
03/15/2013
Title:
FACILITATING THE DESIGN OF A CLOCK GRID IN AN INTEGRATED CIRCUIT
69
Patent #:
Issue Dt:
05/26/2015
Application #:
13833735
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
08/08/2013
Title:
DEVICES WITH GATE-TO-GATE ISOLATION STRUCTURES AND METHODS OF MANUFACTURE
70
Patent #:
Issue Dt:
06/07/2016
Application #:
13835166
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/18/2014
Title:
PASSIVE COMPRESSED GAS STORAGE CONTAINER TEMPERATURE STABILIZER
71
Patent #:
Issue Dt:
02/09/2016
Application #:
13835358
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/18/2014
Title:
SEMICONDUCTOR TEST WAFER AND METHODS FOR USE THEREOF
72
Patent #:
Issue Dt:
02/16/2016
Application #:
13835463
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
08/08/2013
Title:
EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR (ETSOI) LAYER
73
Patent #:
Issue Dt:
06/17/2014
Application #:
13837810
Filing Dt:
03/15/2013
Title:
SELF ALIGNED CAPACITOR FABRICATION
74
Patent #:
NONE
Issue Dt:
Application #:
13838695
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
11/21/2013
Title:
CRYSTALLINE THIN-FILM TRANSISTORS AND METHODS OF FORMING SAME
75
Patent #:
Issue Dt:
06/17/2014
Application #:
13838890
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/05/2013
Title:
HYBRID INTERCONNECT STRUCTURE FOR PERFORMANCE IMPROVEMENT AND RELIABILITY ENHANCEMENT
76
Patent #:
Issue Dt:
08/05/2014
Application #:
13838956
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
08/29/2013
Title:
HYBRID INTERCONNECT STRUCTURE FOR PERFORMANCE IMPROVEMENT AND RELIABILITY ENHANCEMENT
77
Patent #:
Issue Dt:
06/17/2014
Application #:
13839020
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/05/2013
Title:
HYBRID INTERCONNECT STRUCTURE FOR PERFORMANCE IMPROVEMENT AND RELIABILITY ENHANCEMENT
78
Patent #:
Issue Dt:
06/23/2015
Application #:
13839100
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
11/28/2013
Title:
HETEROJUNCTION BIPOLAR TRANSISTORS WITH INTRINSIC INTERLAYERS
79
Patent #:
Issue Dt:
03/17/2015
Application #:
13839161
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
11/28/2013
Title:
METHODS OF FORMING CONTACT REGIONS USING SACRIFICIAL LAYERS
80
Patent #:
Issue Dt:
07/28/2015
Application #:
13839213
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
12/12/2013
Title:
THIN FILM HYBRID JUNCTION FIELD EFFECT TRANSISTOR
81
Patent #:
Issue Dt:
11/18/2014
Application #:
13839275
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
11/28/2013
Title:
HETEROJUNCTION BIPOLAR TRANSISTORS WITH THIN EPITAXIAL CONTACTS
82
Patent #:
Issue Dt:
10/28/2014
Application #:
13839626
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/18/2014
Title:
METHODS OF FORMING A SEMICONDUCTOR DEVICE WITH A PROTECTED GATE CAP LAYER AND THE RESULTING DEVICE
83
Patent #:
Issue Dt:
12/09/2014
Application #:
13839802
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/18/2014
Title:
METHODS OF FORMING A SEMICONDUCTOR DEVICE WITH A PROTECTED GATE CAP LAYER AND THE RESULTING DEVICE
84
Patent #:
Issue Dt:
01/05/2016
Application #:
13840132
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/18/2014
Title:
CAPACITOR USING BARRIER LAYER METALLURGY
85
Patent #:
Issue Dt:
08/12/2014
Application #:
13841984
Filing Dt:
03/15/2013
Title:
GATE ELECTRODE OPTIMIZED FOR LOW VOLTAGE OPERATION
86
Patent #:
Issue Dt:
08/19/2014
Application #:
13842217
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
08/22/2013
Title:
REPLACEMENT GATE WITH REDUCED GATE LEAKAGE CURRENT
87
Patent #:
Issue Dt:
02/25/2014
Application #:
13842564
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
08/29/2013
Title:
MICRO-ELECTRO-MECHANICAL SYSTEM TILTABLE LENS
88
Patent #:
NONE
Issue Dt:
Application #:
13845394
Filing Dt:
03/18/2013
Publication #:
Pub Dt:
09/18/2014
Title:
REPLACEMENT GATE ELECTRODE WITH A SELF-ALIGNED DIELECTRIC SPACER
89
Patent #:
Issue Dt:
06/16/2015
Application #:
13845506
Filing Dt:
03/18/2013
Publication #:
Pub Dt:
09/05/2013
Title:
EMBEDDED DRAM FOR EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR
90
Patent #:
Issue Dt:
03/22/2016
Application #:
13845560
Filing Dt:
03/18/2013
Publication #:
Pub Dt:
08/22/2013
Title:
METHOD OF FORMING SUBSTRATE CONTACT FOR SEMICONDUCTOR ON INSULATOR (SOI) SUBSTRATE
91
Patent #:
Issue Dt:
08/26/2014
Application #:
13845931
Filing Dt:
03/18/2013
Publication #:
Pub Dt:
09/18/2014
Title:
ANALYZING TIMING REQUIREMENTS OF A HIERARCHICAL INTEGRATED CIRCUIT DESIGN
92
Patent #:
Issue Dt:
11/04/2014
Application #:
13846158
Filing Dt:
03/18/2013
Publication #:
Pub Dt:
09/18/2014
Title:
FORMING CONSTANT DIAMETER SPHERICAL METAL BALLS
93
Patent #:
Issue Dt:
04/01/2014
Application #:
13846229
Filing Dt:
03/18/2013
Publication #:
Pub Dt:
08/29/2013
Title:
SELF-REPAIR INTEGRATED CIRCUIT AND REPAIR METHOD
94
Patent #:
Issue Dt:
01/06/2015
Application #:
13847662
Filing Dt:
03/20/2013
Publication #:
Pub Dt:
08/22/2013
Title:
LOCALIZED IMPLANT INTO ACTIVE REGION FOR ENHANCED STRESS
95
Patent #:
Issue Dt:
01/06/2015
Application #:
13847695
Filing Dt:
03/20/2013
Publication #:
Pub Dt:
09/25/2014
Title:
SELF-ALIGNED BIPOLAR JUNCTION TRANSISTORS
96
Patent #:
Issue Dt:
10/27/2015
Application #:
13849565
Filing Dt:
03/25/2013
Publication #:
Pub Dt:
09/25/2014
Title:
WORKFUNCTION MODULATION-BASED SENSOR TO MEASURE PRESSURE AND TEMPERATURE
97
Patent #:
Issue Dt:
08/12/2014
Application #:
13849764
Filing Dt:
03/25/2013
Title:
GENERATION OF DESIGN SHAPES FOR CONFINING STITCH-INDUCED VIA STRUCTURES
98
Patent #:
NONE
Issue Dt:
Application #:
13850370
Filing Dt:
03/26/2013
Publication #:
Pub Dt:
10/02/2014
Title:
MANAGEMENT OF SRAM INITIALIZATION
99
Patent #:
Issue Dt:
10/27/2015
Application #:
13850470
Filing Dt:
03/26/2013
Publication #:
Pub Dt:
10/02/2014
Title:
SPACER REPLACEMENT FOR REPLACEMENT METAL GATE SEMICONDUCTOR DEVICES
100
Patent #:
Issue Dt:
07/28/2015
Application #:
13851202
Filing Dt:
03/27/2013
Publication #:
Pub Dt:
10/02/2014
Title:
SIGNAL MARGIN CENTERING FOR SINGLE-ENDED EDRAM SENSE AMPLIFIER
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 07:59 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT