skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
01/06/2004
Application #:
09769640
Filing Dt:
01/25/2001
Publication #:
Pub Dt:
07/25/2002
Title:
STI PULL-DOWN TO CONTROL SIGE FACET GROWTH
2
Patent #:
Issue Dt:
10/15/2002
Application #:
09769667
Filing Dt:
01/25/2001
Publication #:
Pub Dt:
07/25/2002
Title:
ESD ROBUST SILICON GERMANIUM TRANSISTOR WITH EMITTER NP-BLOCK MASK EXTRINSIC BASE BALLASTING RESISTOR WITH DOPED FACET REGION
3
Patent #:
Issue Dt:
03/30/2004
Application #:
09770788
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
08/01/2002
Title:
T-RAM ARRAY HAVING A PLANAR CELL STRUCTURE AND METHOD FOR FABRICATING THE SAME
4
Patent #:
Issue Dt:
04/22/2003
Application #:
09770913
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
07/26/2001
Title:
HIGH PERFORMANCE CHIP PACKAGING AND METHOD
5
Patent #:
Issue Dt:
12/02/2003
Application #:
09770915
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
07/26/2001
Title:
METHOD OF PACKAGING A HIGH PERFORMANCE CHIP
6
Patent #:
Issue Dt:
01/21/2003
Application #:
09771149
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
10/10/2002
Title:
NORBORNENE FLUOROACRYLATE COPOLYMERS AND PROCESS FOR USE THEREOF
7
Patent #:
Issue Dt:
05/04/2004
Application #:
09771261
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
10/10/2002
Title:
LITHOGRAPHIC PHOTORESIST COMPOSITION AND PROCESS FOR ITS USE
8
Patent #:
Issue Dt:
04/15/2003
Application #:
09771262
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
08/01/2002
Title:
SUBSTITUTED NORBORNENE FLUOROACRYLATE COPOLYMERS AND USE THEREOF IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS
9
Patent #:
Issue Dt:
09/17/2002
Application #:
09771778
Filing Dt:
01/29/2001
Publication #:
Pub Dt:
07/05/2001
Title:
SEMICONDUCTOR DEVICES HAVING BACKSIDE PROBING CAPABILITY
10
Patent #:
Issue Dt:
12/31/2002
Application #:
09772205
Filing Dt:
01/29/2001
Publication #:
Pub Dt:
10/10/2002
Title:
METHOD OF FORMING RECESSED THIN FILM LANDING PAD STRUCTURE
11
Patent #:
Issue Dt:
06/17/2003
Application #:
09772345
Filing Dt:
01/30/2001
Publication #:
Pub Dt:
08/01/2002
Title:
METHOD FOR DELINEATION OF EDRAM SUPPORT DEVICE NOTCHED GATE
12
Patent #:
Issue Dt:
08/06/2002
Application #:
09772459
Filing Dt:
01/30/2001
Publication #:
Pub Dt:
09/13/2001
Title:
METHOD FOR CONSTRUCTING AN ENCAPSULATED MEMS BAND-PASS FILTER FOR INTEGRATED CIRCUITS
13
Patent #:
Issue Dt:
11/04/2003
Application #:
09772630
Filing Dt:
01/30/2001
Publication #:
Pub Dt:
08/01/2002
Title:
DUAL WORK FUNCTION SEMICONDUCTOR STRUCTURE WITH BORDERLESS CONTACT AND METHOD OF FABRICATING THE SAME
14
Patent #:
Issue Dt:
01/21/2003
Application #:
09773323
Filing Dt:
01/31/2001
Publication #:
Pub Dt:
08/01/2002
Title:
METHOD FOR WRITING AND/OR ERASING HIGH DENSITY DATA ON A MEDIA
15
Patent #:
Issue Dt:
10/22/2002
Application #:
09773488
Filing Dt:
02/02/2001
Publication #:
Pub Dt:
10/04/2001
Title:
COMPOSITION FOR INCREASING ACTIVITY OF A NO-CLEAN FLUX
16
Patent #:
Issue Dt:
05/08/2007
Application #:
09773798
Filing Dt:
02/01/2001
Publication #:
Pub Dt:
08/01/2002
Title:
PASSIVATION FOR IMPROVED BIPOLAR YIELD
17
Patent #:
Issue Dt:
07/30/2002
Application #:
09774126
Filing Dt:
01/30/2001
Publication #:
Pub Dt:
08/01/2002
Title:
INCORPORATION OF CARBON IN SILICON/SILICON GERMANIUM EPITAXIAL LAYER TO ENHANCE YIELD FOR SI-GE BIPOLAR TECHNOLOGY
18
Patent #:
Issue Dt:
12/31/2002
Application #:
09774152
Filing Dt:
01/30/2001
Publication #:
Pub Dt:
08/01/2002
Title:
FLIP CHIP PACKAGE WITH IMPROVED CAP DESIGN AND PROCESS FOR MAKING THEREOF
19
Patent #:
Issue Dt:
05/18/2004
Application #:
09774489
Filing Dt:
01/31/2001
Publication #:
Pub Dt:
09/26/2002
Title:
HEAD-MOUNTED DISPLAY CONTENT TRANSFORMER
20
Patent #:
Issue Dt:
07/19/2005
Application #:
09774943
Filing Dt:
01/31/2001
Publication #:
Pub Dt:
08/01/2002
Title:
ASSEMBLY FOR WRITING AND / OR ERASING HIGH DENSITY DATA ON A MEDIA
21
Patent #:
Issue Dt:
07/19/2005
Application #:
09775374
Filing Dt:
02/01/2001
Publication #:
Pub Dt:
08/01/2002
Title:
SYSTEM AND METHOD FOR REMOTE OPTICAL DIGITAL NETWORKING OF COMPUTING DEVICES
22
Patent #:
Issue Dt:
07/30/2002
Application #:
09777004
Filing Dt:
02/07/2001
Publication #:
Pub Dt:
08/08/2002
Title:
HIGH SPEED DRAM LOCAL BIT LINE SENSE AMPLIFIER
23
Patent #:
Issue Dt:
05/03/2005
Application #:
09777506
Filing Dt:
02/05/2001
Publication #:
Pub Dt:
08/08/2002
Title:
METHOD FOR ASSIGNING ENCRYPTION KEYS
24
Patent #:
Issue Dt:
11/12/2002
Application #:
09777539
Filing Dt:
02/06/2001
Publication #:
Pub Dt:
06/28/2001
Title:
MULTI-WAFER POLISHING TOOL
25
Patent #:
Issue Dt:
06/17/2003
Application #:
09777548
Filing Dt:
02/06/2001
Publication #:
Pub Dt:
08/08/2002
Title:
SUPPORT AND ALIGNMENT DEVICE FOR ENABLING CHEMICAL MECHANICAL POLISHING RINSE AND FILM MEASUREMENTS
26
Patent #:
Issue Dt:
09/07/2004
Application #:
09777976
Filing Dt:
02/06/2001
Publication #:
Pub Dt:
06/21/2001
Title:
WAVE SOLDER APPLICATION FOR BALL GRID ARRAY MODULES
27
Patent #:
Issue Dt:
02/03/2004
Application #:
09778335
Filing Dt:
02/07/2001
Publication #:
Pub Dt:
08/08/2002
Title:
DAMASCENE DOUBLE-GATE MOSFET STRUCTURE AND ITS FABRICATION METHOD
28
Patent #:
Issue Dt:
07/02/2002
Application #:
09779043
Filing Dt:
02/08/2001
Publication #:
Pub Dt:
08/16/2001
Title:
METHOD FOR ATTENUATING THERMAL SENSATION WHEN HANDLING OBJECTS AT NON-BODY TEMPERATURE
29
Patent #:
NONE
Issue Dt:
Application #:
09779044
Filing Dt:
02/08/2001
Publication #:
Pub Dt:
10/11/2001
Title:
Method for attenuating thermal sensation when handling objects at non-body temperature
30
Patent #:
Issue Dt:
09/21/2004
Application #:
09780558
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
METHOD AND SYSTEM FOR FAULT-TOLERANT STATIC TIMING ANALYSIS
31
Patent #:
Issue Dt:
03/18/2003
Application #:
09781014
Filing Dt:
02/10/2001
Publication #:
Pub Dt:
08/15/2002
Title:
HIGH Q INDUCTOR WITH FARADAY SHIELD AND DIELECTRIC WELL BURIED IN SUBSTRATE
32
Patent #:
Issue Dt:
03/18/2003
Application #:
09781121
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
COMMON BALL-LIMITING METALLURGY FOR I/O SITES
33
Patent #:
Issue Dt:
01/10/2006
Application #:
09781369
Filing Dt:
02/12/2001
Publication #:
Pub Dt:
08/21/2003
Title:
WIRING OPTIMIZATIONS FOR POWER
34
Patent #:
Issue Dt:
03/18/2003
Application #:
09781637
Filing Dt:
02/12/2001
Publication #:
Pub Dt:
06/28/2001
Title:
SEMICONDUCTOR DEVICE HAVING A THERMOSET-CONTAINING DIELECTRIC MATERIAL AND METHODS FOR FABRICATING THE SAME
35
Patent #:
Issue Dt:
03/21/2006
Application #:
09781730
Filing Dt:
02/12/2001
Publication #:
Pub Dt:
11/15/2001
Title:
SMICONDUCTOR DEVICE HAVING A THERMOSET- CONTAINING DIELECTRIC MATERIAL AND METHODS FOR FABRICATING THE SAME
36
Patent #:
Issue Dt:
06/04/2002
Application #:
09782828
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
06/28/2001
Title:
CIRCUIT TRACE PROBE AND METHOD
37
Patent #:
Issue Dt:
12/24/2002
Application #:
09785432
Filing Dt:
02/16/2001
Publication #:
Pub Dt:
08/22/2002
Title:
CONDUCTIVE COUPLING OF ELECTRICAL STRUCTURES TO A SEMICONDUCTOR DEVICE LOCATED UNDER A BURIED OXIDE LAYER
38
Patent #:
Issue Dt:
11/25/2003
Application #:
09785609
Filing Dt:
02/16/2001
Publication #:
Pub Dt:
08/22/2002
Title:
RADIATION SENSITIVE SILICON-CONTAINING NEGATIVE RESISTS AND USE THEREOF
39
Patent #:
Issue Dt:
12/30/2003
Application #:
09788081
Filing Dt:
02/16/2001
Publication #:
Pub Dt:
01/30/2003
Title:
DRILL STACK FORMATION
40
Patent #:
Issue Dt:
09/30/2003
Application #:
09788631
Filing Dt:
02/16/2001
Publication #:
Pub Dt:
06/28/2001
Title:
METHOD OF DESIGNING AND STRUCTURE FOR VISUAL AND ELECTRICAL TEST OF SEMICONDUCTOR DEVICES
41
Patent #:
Issue Dt:
04/27/2004
Application #:
09788635
Filing Dt:
02/21/2001
Publication #:
Pub Dt:
10/10/2002
Title:
GUI FOR REPRESENTING ENTITY MATCHES UTILIZING GRAPHICAL TRANSITIONS PERFORMED DIRECTLY ON THE MATCHING OBJECT
42
Patent #:
Issue Dt:
06/01/2004
Application #:
09788925
Filing Dt:
02/20/2001
Publication #:
Pub Dt:
08/22/2002
Title:
METHOD FOR INSERTION OF TEST POINTS INTO INTEGRATED CIRCUIT LOGIC DESIGNS
43
Patent #:
Issue Dt:
08/13/2002
Application #:
09788979
Filing Dt:
02/20/2001
Publication #:
Pub Dt:
08/22/2002
Title:
DOUBLE SOI DEVICE WITH RECESS ETCH AND EPITAXY
44
Patent #:
Issue Dt:
02/03/2004
Application #:
09789156
Filing Dt:
02/20/2001
Publication #:
Pub Dt:
10/25/2001
Title:
MANUFACTURING METHODS FOR PRINTED CIRCUIT BOARDS
45
Patent #:
Issue Dt:
09/24/2002
Application #:
09789422
Filing Dt:
02/21/2001
Publication #:
Pub Dt:
10/31/2002
Title:
METHOD OF FABRICATING LOW-DIELECTRIC CONSTANT INTERLEVEL DIELECTRIC FILMS FOR BEOL INTERCONNECTS WITH ENHANCED ADHESION AND LOW-DEFECT DENSITY
46
Patent #:
Issue Dt:
09/20/2005
Application #:
09789451
Filing Dt:
02/20/2001
Publication #:
Pub Dt:
08/22/2002
Title:
METHOD FOR ASSIGNING ENCRYPTION KEYS
47
Patent #:
Issue Dt:
06/22/2004
Application #:
09791003
Filing Dt:
02/22/2001
Publication #:
Pub Dt:
08/22/2002
Title:
SYSTEM AND METHOD TO PREDETERMINE A BITMAP OF A SELF-TESTED EMBEDDED ARRAY
48
Patent #:
Issue Dt:
09/03/2002
Application #:
09791024
Filing Dt:
02/21/2001
Publication #:
Pub Dt:
08/22/2002
Title:
SELF-ALIGNED SILICIDE PROCESS FOR REDUCTION OF SI CONSUMPTION IN SHALLOW JUNCTION AND THIN SOI ELECTRONIC DEVICES
49
Patent #:
Issue Dt:
08/06/2002
Application #:
09791273
Filing Dt:
02/22/2001
Publication #:
Pub Dt:
07/19/2001
Title:
DENSELY PATTERNED SILICON-ON-INSULATOR (SOI) REGION ON A WAFER
50
Patent #:
Issue Dt:
11/25/2003
Application #:
09793646
Filing Dt:
02/26/2001
Publication #:
Pub Dt:
08/29/2002
Title:
ATTENUATED EMBEDDED PHASE SHIFT PHOTOMASK BLANKS
51
Patent #:
Issue Dt:
08/26/2003
Application #:
09794466
Filing Dt:
02/26/2001
Publication #:
Pub Dt:
11/07/2002
Title:
FLUORINE-CONTAINING STYRENE ACRYLATE COPOLYMERS AND USE THEREOF IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS
52
Patent #:
Issue Dt:
01/13/2004
Application #:
09795429
Filing Dt:
02/28/2001
Publication #:
Pub Dt:
08/29/2002
Title:
HYBRID LOW-K INTERCONNECT STRUCTURE COMPRISED OF 2 SPIN-ON DIELECTRIC MATERIALS
53
Patent #:
Issue Dt:
03/23/2004
Application #:
09795430
Filing Dt:
02/28/2001
Publication #:
Pub Dt:
08/29/2002
Title:
INTERCONNECT STRUCTURE WITH PRECISE CONDUCTOR RESISTANCE AND METHOD TO FORM SAME
54
Patent #:
Issue Dt:
08/05/2003
Application #:
09795431
Filing Dt:
02/28/2001
Publication #:
Pub Dt:
08/29/2002
Title:
LOW-K INTERCONNECT STRUCTURE COMPRISED OF A MULTILAYER OF SPIN-ON POROUS DIELECTRICS
55
Patent #:
Issue Dt:
03/11/2003
Application #:
09795610
Filing Dt:
02/27/2001
Publication #:
Pub Dt:
08/29/2002
Title:
INTRINSIC DUAL GATE OXIDE MOSFET USING A DAMASCENE GATE PROCESS
56
Patent #:
Issue Dt:
09/17/2002
Application #:
09796389
Filing Dt:
02/28/2001
Publication #:
Pub Dt:
08/02/2001
Title:
USE OF BLIND VIAS FOR SOLDERED INTERCONNECTIONS BETWEEN SUBSTRATES AND PRINTED WIRING BOARDS
57
Patent #:
Issue Dt:
09/09/2003
Application #:
09796445
Filing Dt:
03/02/2001
Publication #:
Pub Dt:
09/05/2002
Title:
FORMING A PATTERN OF A NEGATIVE PHOTORESIST
58
Patent #:
Issue Dt:
01/28/2003
Application #:
09797078
Filing Dt:
03/01/2001
Publication #:
Pub Dt:
09/05/2002
Title:
COUPLED-CAP FLIP CHIP BGA PACKAGE WITH IMPROVED CAP DESIGN FOR REDUCED INTERFACIAL STRESSES
59
Patent #:
Issue Dt:
06/11/2002
Application #:
09799701
Filing Dt:
03/07/2001
Publication #:
Pub Dt:
06/20/2002
Title:
NANO-DEVICES USING BLOCK-COPOLYMERS
60
Patent #:
Issue Dt:
08/13/2002
Application #:
09801473
Filing Dt:
03/08/2001
Publication #:
Pub Dt:
11/01/2001
Title:
PROCESS FOR MAKING PLANARIZED SILICON FIN DEVICE
61
Patent #:
Issue Dt:
04/08/2003
Application #:
09802471
Filing Dt:
03/09/2001
Publication #:
Pub Dt:
01/30/2003
Title:
PACKAGED RADIATION SENSITIVE COATED WORKPIECE PROCESS FOR MAKING AND METHOD OF STORING SAME
62
Patent #:
Issue Dt:
01/11/2005
Application #:
09804210
Filing Dt:
03/12/2001
Publication #:
Pub Dt:
09/12/2002
Title:
TIME-MULTIPLEXING DATA BETWEEN ASYNCHRONOUS CLOCK DOMAINS WITHIN CYCLE SIMULATION AND EMULATION ENVIRONMENTS
63
Patent #:
Issue Dt:
05/14/2002
Application #:
09804529
Filing Dt:
03/12/2001
Title:
PRINTED CIRCUIT BOARD TO MODULE MOUNTING AND INTERCONNECTING STRUCTURE AND METHOD
64
Patent #:
Issue Dt:
08/06/2002
Application #:
09804535
Filing Dt:
03/12/2001
Title:
STRUCTURE AND METHOD FOR FORMING THE SAME OF A PRINTED WIRING BOARD HAVING BUILT-IN INSPECTION AIDS
65
Patent #:
Issue Dt:
08/08/2006
Application #:
09805027
Filing Dt:
03/12/2001
Publication #:
Pub Dt:
09/12/2002
Title:
COPPER TO ALUMINUM INTERLAYER INTERCONNECT USING STUD AND VIA LINER
66
Patent #:
Issue Dt:
08/13/2002
Application #:
09805420
Filing Dt:
03/13/2001
Title:
CLOCKED MEMORY DEVICE THAT INCLUDES A PROGRAMMING MECHANISM FOR SETTING WRITE RECOVERY TIME AS A FUNCTION OF THE INPUT CLOCK
67
Patent #:
Issue Dt:
12/10/2002
Application #:
09808381
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
09/19/2002
Title:
INTEGRATED COIL INDUCTORS FOR IC DEVICES
68
Patent #:
Issue Dt:
02/03/2004
Application #:
09808724
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
09/19/2002
Title:
DEFECT-FREE DIELECTRIC COATINGS AND PREPARATION THEREOF USING POLYMERIC NITROGENOUS POROGENS
69
Patent #:
Issue Dt:
12/30/2003
Application #:
09808726
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
09/19/2002
Title:
NITROGEN-CONTAINING POLYMERS AS POROGENS IN THE PREPARATION OF HIGHLY POROUS, LOW DIELECTRIC CONSTANT MATERIALS
70
Patent #:
Issue Dt:
11/23/2004
Application #:
09809766
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
SPATIAL PHASE LOCKING WITH SHAPED ELECTRON BEAM LITHOGRAPHY
71
Patent #:
Issue Dt:
08/20/2002
Application #:
09809888
Filing Dt:
03/16/2001
Title:
METHOD AND STRUCTURE FOR CREATING HIGH DENSITY BURIED CONTACT FOR USE WITH SOI PROCESSES FOR HIGH PERFORMANCE LOGIC
72
Patent #:
Issue Dt:
07/08/2003
Application #:
09810075
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
APPARATUS AND METHOD FOR DETERMINING BUFFERED STEINER TREES FOR COMPLEX CIRCUITS
73
Patent #:
Issue Dt:
12/03/2002
Application #:
09810133
Filing Dt:
03/16/2001
Publication #:
Pub Dt:
09/19/2002
Title:
CROSSTALK SUPPRESSION IN DIFFERENTIAL AC COUPLED MULTICHANNEL IC AMPLIFIERS
74
Patent #:
NONE
Issue Dt:
Application #:
09810236
Filing Dt:
03/16/2001
Publication #:
Pub Dt:
09/19/2002
Title:
Body contact in SOI devices by electrically weakening the oxide under the body
75
Patent #:
Issue Dt:
10/22/2002
Application #:
09810763
Filing Dt:
03/16/2001
Publication #:
Pub Dt:
09/19/2002
Title:
SUBSTITUTION OF NON-MINIMUM GROUNDRULE CELLS FOR NON-CRITICAL MINIMUM GROUNDRULE CELLS TO INCREASE YIELD
76
Patent #:
Issue Dt:
09/09/2003
Application #:
09810856
Filing Dt:
03/16/2001
Publication #:
Pub Dt:
09/19/2002
Title:
METHOD FOR FABRICATING AN EPITAXIAL BASE BIPLOAR TRANSISTOR WITH RAISED EXTRINSIC BASE
77
Patent #:
Issue Dt:
01/14/2003
Application #:
09811706
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
09/19/2002
Title:
METHOD FOR FORMING NOTCH GATE HAVING SELF-ALIGNED RAISED SOURCE/DRAIN STRUCTURE
78
Patent #:
Issue Dt:
03/04/2003
Application #:
09811707
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
09/19/2002
Title:
FABRICATION OF NOTCHED GATES BY PASSIVATING PARTIALLY ETCHED GATE SIDEWALLS AND THEN USING AN ISOTROPIC ETCH
79
Patent #:
Issue Dt:
05/13/2003
Application #:
09811759
Filing Dt:
03/20/2001
Publication #:
Pub Dt:
08/02/2001
Title:
DIODE CONNECTED TO A MAGNETIC TUNNEL JUNCTION AND SELF ALIGNED WITH A METALLIC CONDUCTOR AND METHOD OF FORMING THE SAME
80
Patent #:
Issue Dt:
10/09/2001
Application #:
09811839
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
07/26/2001
Title:
Methods and systems for self-servowriting including maintaining a reference level within a usable dynamic range
81
Patent #:
Issue Dt:
06/04/2002
Application #:
09811884
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
11/01/2001
Title:
THERMAL MODULATION SYSTEM AND METHOD FOR LOCATING A CIRCUIT DEFECT
82
Patent #:
Issue Dt:
06/10/2003
Application #:
09811965
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
09/19/2002
Title:
DAMASCENE CAPACITOR HAVING A RECESSED PLATE
83
Patent #:
Issue Dt:
09/24/2002
Application #:
09811979
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
09/19/2002
Title:
INTERNALLY BALLASTED SILICON GERMANIUM TRANSISTOR
84
Patent #:
Issue Dt:
11/19/2002
Application #:
09812006
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
09/19/2002
Title:
EFFECTIVE CHANNEL LENGTH CONTROL USING ION IMPLANT FEED FORWARD
85
Patent #:
Issue Dt:
02/19/2002
Application #:
09813376
Filing Dt:
03/21/2001
Publication #:
Pub Dt:
12/13/2001
Title:
Method of forming conductive line features for enhanced reliability of multi-layer ceramic substrates
86
Patent #:
Issue Dt:
09/24/2002
Application #:
09814418
Filing Dt:
03/21/2001
Publication #:
Pub Dt:
09/26/2002
Title:
HIERARCHICAL BITLINE DRAM ARCHITECTURE SYSTEM
87
Patent #:
NONE
Issue Dt:
Application #:
09814514
Filing Dt:
03/22/2001
Publication #:
Pub Dt:
08/30/2001
Title:
METHOD OF MAKING A VERTICAL TRANSPORT MOSFET
88
Patent #:
Issue Dt:
09/24/2002
Application #:
09814589
Filing Dt:
03/22/2001
Publication #:
Pub Dt:
09/26/2002
Title:
STRESS-RELIEVING HEATSINK STRUCTURE AND METHOD OF ATTACHMENT TO AN ELECTRONIC PACKAGE
89
Patent #:
Issue Dt:
06/17/2003
Application #:
09814766
Filing Dt:
03/23/2001
Publication #:
Pub Dt:
09/06/2001
Title:
STRUCTURE HAVING REFRACTORY METAL FILM ON A SUBSTRATE
90
Patent #:
Issue Dt:
05/27/2003
Application #:
09814789
Filing Dt:
03/22/2001
Publication #:
Pub Dt:
09/26/2002
Title:
APPARATUS TO REDUCE THERMAL FATIGUE STRESS ON FLIP CHIP SOLDER CONNECTIONS
91
Patent #:
Issue Dt:
12/16/2003
Application #:
09815540
Filing Dt:
03/22/2001
Publication #:
Pub Dt:
09/26/2002
Title:
METHOD OF MANUFACTURING HIGH ASPECT RATIO PHOTOLITHOGRAPHIC FEATURES
92
Patent #:
Issue Dt:
02/11/2003
Application #:
09816278
Filing Dt:
03/23/2001
Publication #:
Pub Dt:
09/26/2002
Title:
TRI-LAYER DIELECTRIC FUSE CAP FOR LASER DELETION
93
Patent #:
Issue Dt:
05/20/2003
Application #:
09816977
Filing Dt:
03/23/2001
Title:
DUAL DAMASCENE COPPER INTERCONNECT TO A DAMASCENE TUNGSTEN WIRING LEVEL
94
Patent #:
Issue Dt:
09/28/2004
Application #:
09817120
Filing Dt:
03/27/2001
Publication #:
Pub Dt:
10/03/2002
Title:
METHOD FOR MANUFACTURING DEVICE SUBSTRATE WITH METAL BACK-GATE AND STRUCTURE FORMED THEREBY
95
Patent #:
Issue Dt:
03/18/2003
Application #:
09818305
Filing Dt:
03/27/2001
Publication #:
Pub Dt:
08/16/2001
Title:
CHIP CARRIERS WITH ENHANCED WIRE BONDABI LITY
96
Patent #:
Issue Dt:
03/18/2003
Application #:
09818458
Filing Dt:
03/27/2001
Publication #:
Pub Dt:
01/02/2003
Title:
HALOGEN FREE TRIAZINES, BISMALEIMIDE/EPOXY POLYMERS, PREPREGS MADE THEREFROM FOR CIRCUIT BOARDS AND RESIN COATED ARTICLES, AND USE
97
Patent #:
Issue Dt:
05/30/2006
Application #:
09819787
Filing Dt:
03/28/2001
Publication #:
Pub Dt:
08/16/2001
Title:
SLURRY AND USE THEREOF FOR POLISHING
98
Patent #:
Issue Dt:
06/03/2003
Application #:
09820592
Filing Dt:
03/29/2001
Publication #:
Pub Dt:
10/03/2002
Title:
SYSTEM AND METHOD FOR REDUCING NOISE OF CONGESTED DATALINES IN AN EDRAM
99
Patent #:
NONE
Issue Dt:
Application #:
09822453
Filing Dt:
03/30/2001
Publication #:
Pub Dt:
10/03/2002
Title:
Structures and methods to minimize plasma charging damage in silicon on insulator devices
100
Patent #:
Issue Dt:
12/09/2003
Application #:
09822587
Filing Dt:
03/30/2001
Publication #:
Pub Dt:
10/03/2002
Title:
METHOD FOR FABRICATING HETEROJUNCTION BIPOLAR TRANSISTORS
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 12:35 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT