USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	036550/0001			Pages:	983
		Recorded:	09/03/2015
Attorney Dkt #:	3718.266
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 14793
Page 26 of 148
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148

Patent #:	6866415	Issue Dt:	03/15/2005	Application #:	10348541	Filing Dt:	01/21/2003
Publication #:	US20030169798	Pub Dt:	09/11/2003
Title:	SCANNING HEAT FLOW PROBE

Patent #:	6713827	Issue Dt:	03/30/2004	Application #:	10351919	Filing Dt:	01/27/2003
Publication #:	US20030148548	Pub Dt:	08/07/2003
Title:	MICRO-STRUCTURES AND METHODS FOR THEIR MANUFACTURE

Patent #:	NONE	Issue Dt:		Application #:	10352628	Filing Dt:	01/27/2003
Publication #:	US20040012076	Pub Dt:	01/22/2004
Title:	Porous low-dielectric constant materials for use in electronic devices

Patent #:	6711040	Issue Dt:	03/23/2004	Application #:	10353119	Filing Dt:	01/28/2003
Publication #:	US20030112648	Pub Dt:	06/19/2003
Title:	SAVING CONTENT ADDRESSABLE MEMORY POWER THROUGH CONDITIONAL COMPARISONS

Patent #:	6869739	Issue Dt:	03/22/2005	Application #:	10353900	Filing Dt:	01/28/2003
Title:	INTEGRATED LITHOGRAPHIC PRINT AND DETECTION MODEL FOR OPTICAL CD

Patent #:	7304949	Issue Dt:	12/04/2007	Application #:	10357534	Filing Dt:	02/03/2003
Publication #:	US20030152091	Pub Dt:	08/14/2003
Title:	SCALABLE LINK-LEVEL FLOW-CONTROL FOR A SWITCHING DEVICE

Patent #:	6916670	Issue Dt:	07/12/2005	Application #:	10358431	Filing Dt:	02/04/2003
Publication #:	US20040148765	Pub Dt:	08/05/2004
Title:	ELECTRONIC PACKAGE REPAIR PROCESS

Patent #:	6949458	Issue Dt:	09/27/2005	Application #:	10361228	Filing Dt:	02/10/2003
Publication #:	US20030115750	Pub Dt:	06/26/2003
Title:	SELF-ALIGNED CONTACT AREAS FOR SIDEWALL IMAGE TRANSFER FORMED CONDUCTORS

Patent #:	6892451	Issue Dt:	05/17/2005	Application #:	10361659	Filing Dt:	02/10/2003
Publication #:	US20030116351	Pub Dt:	06/26/2003
Title:	METHOD OF MAKING AN INTERPOSER SUB-ASSEMBLY IN A PRINTED WIRING BOARD

Patent #:	6740539	Issue Dt:	05/25/2004	Application #:	10366149	Filing Dt:	02/13/2003
Publication #:	US20030153198	Pub Dt:	08/14/2003
Title:	CARBON-GRADED LAYER FOR IMPROVED ADHESION OF LOW-K DIELECTRICS TO SILICON SUBSTRATES

Patent #:	7552040	Issue Dt:	06/23/2009	Application #:	10366439	Filing Dt:	02/13/2003
Publication #:	US20040162716	Pub Dt:	08/19/2004
Title:	METHOD AND SYSTEM FOR MODELING LOGICAL CIRCUIT BLOCKS INCLUDING TRANSISTOR GATE CAPACITANCE LOADING EFFECTS

Patent #:	7087982	Issue Dt:	08/08/2006	Application #:	10366780	Filing Dt:	02/13/2003
Publication #:	US20030146451	Pub Dt:	08/07/2003
Title:	NITROGEN-CONTAINING POLYMERS AS POROGENS IN THE PREPARATION OF HIGHLY POROUS, LOW DIELECTRIC CONSTANT MATERIALS

Patent #:	6770968	Issue Dt:	08/03/2004	Application #:	10369778	Filing Dt:	02/19/2003
Publication #:	US20030123229	Pub Dt:	07/03/2003
Title:	METHOD FOR BONDING HEAT SINKS TO OVERMOLDS AND DEVICE FORMED THEREBY

Patent #:	6812551	Issue Dt:	11/02/2004	Application #:	10371270	Filing Dt:	02/21/2003
Publication #:	US20030152706	Pub Dt:	08/14/2003
Title:	DEFECT-FREE DIELECTRIC COATINGS AND PREPARATION THEREOF USING POLYMERIC NITROGENOUS POROGENS

Patent #:	6794226	Issue Dt:	09/21/2004	Application #:	10374395	Filing Dt:	02/26/2003
Publication #:	US20030151116	Pub Dt:	08/14/2003
Title:	SEMICONDUCTOR DEVICE INCORPORATING ELEMENTS FORMED OF REFRACTORY METAL-SILICON-NITROGEN AND METHOD FOR FABRICATION

Patent #:	NONE	Issue Dt:		Application #:	10374866	Filing Dt:	02/25/2003
Publication #:	US20040164373	Pub Dt:	08/26/2004
Title:	Shallow trench isolation structure for strained Si on SiGe

Patent #:	NONE	Issue Dt:		Application #:	10375333	Filing Dt:	02/27/2003
Publication #:	US20030162047	Pub Dt:	08/28/2003
Title:	Electrically conductive filled through holes

Patent #:	NONE	Issue Dt:		Application #:	10375608	Filing Dt:	02/27/2003
Publication #:	US20030162388	Pub Dt:	08/28/2003
Title:	Anti-spacer structure for improved gate activation

Patent #:	7194662	Issue Dt:	03/20/2007	Application #:	10377359	Filing Dt:	02/28/2003
Publication #:	US20040172636	Pub Dt:	09/02/2004
Title:	METHOD, APPARATUS AND PROGRAM STORAGE DEVICE FOR PROVIDING DATA PATH OPTIMIZATION

Patent #:	6815738	Issue Dt:	11/09/2004	Application #:	10377388	Filing Dt:	02/28/2003
Publication #:	US20040169239	Pub Dt:	09/02/2004
Title:	MULTIPLE GATE MOSFET STRUCTURE WITH STRAINED SI FIN BODY

Patent #:	6964032	Issue Dt:	11/08/2005	Application #:	10378579	Filing Dt:	02/28/2003
Publication #:	US20040172610	Pub Dt:	09/02/2004
Title:	PITCH-BASED SUBRESOLUTION ASSIST FEATURE DESIGN

Patent #:	6664581	Issue Dt:	12/16/2003	Application #:	10382736	Filing Dt:	03/05/2003
Publication #:	US20030164514	Pub Dt:	09/04/2003
Title:	DAMASCENE CAPACITOR HAVING A RECESSED PLATE

Patent #:	6743670	Issue Dt:	06/01/2004	Application #:	10382894	Filing Dt:	03/06/2003
Publication #:	US20030151073	Pub Dt:	08/14/2003
Title:	HIGH DIELECTRIC CONSTANT MATERIALS FORMING COMPONENTS OF DRAM SUCH AS DEEP-TRENCH CAPACITORS AND GATE DIELECTRIC (INSULATORS) FOR SUPPORT CIRCUITS

Patent #:	NONE	Issue Dt:		Application #:	10383857	Filing Dt:	03/06/2003
Publication #:	US20040176939	Pub Dt:	09/09/2004
Title:	Method, system, and product for determining loop inductance of an entire integrated circuit package

Patent #:	7217969	Issue Dt:	05/15/2007	Application #:	10384002	Filing Dt:	03/07/2003
Publication #:	US20030155598	Pub Dt:	08/21/2003
Title:	FLIP FERAM CELL AND METHOD TO FORM SAME

Patent #:	7002646	Issue Dt:	02/21/2006	Application #:	10388538	Filing Dt:	03/17/2003
Publication #:	US20040183964	Pub Dt:	09/23/2004
Title:	TUNABLE THIN FILM OPTICAL DEVICES AND FABRICATION METHODS FOR TUNABLE THIN FILM OPTICAL DEVICES

Patent #:	7288292	Issue Dt:	10/30/2007	Application #:	10390801	Filing Dt:	03/18/2003
Publication #:	US20050276930	Pub Dt:	12/15/2005
Title:	ULTRA LOW K (ULK) SICOH FILM AND METHOD

Patent #:	7088008	Issue Dt:	08/08/2006	Application #:	10392617	Filing Dt:	03/20/2003
Publication #:	US20040183211	Pub Dt:	09/23/2004
Title:	ELECTRONIC PACKAGE WITH OPTIMIZED CIRCUITIZATION PATTERN

Patent #:	7166327	Issue Dt:	01/23/2007	Application #:	10392977	Filing Dt:	03/21/2003
Publication #:	US20040183069	Pub Dt:	09/23/2004
Title:	METHOD OF PREPARING A CONJUGATED MOLECULAR ASSEMBLY

Patent #:	7132678	Issue Dt:	11/07/2006	Application #:	10392983	Filing Dt:	03/21/2003
Publication #:	US20040185600	Pub Dt:	09/23/2004
Title:	ELECTRONIC DEVICE INCLUDING A SELF-ASSEMBLED MONOLAYER, AND A METHOD OF FABRICATING THE SAME

Patent #:	6931722	Issue Dt:	08/23/2005	Application #:	10395944	Filing Dt:	03/24/2003
Publication #:	US20030177635	Pub Dt:	09/25/2003
Title:	METHOD OF FABRICATING PRINTED CIRCUIT BOARD WITH MIXED METALLURGY PADS

Patent #:	6831366	Issue Dt:	12/14/2004	Application #:	10396274	Filing Dt:	03/25/2003
Publication #:	US20030183937	Pub Dt:	10/02/2003
Title:	LOW-K INTERCONNECT STRUCTURE COMPRISED OF A MULTILAYER OF SPIN-ON POROUS DIELECTRICS

Patent #:	7129560	Issue Dt:	10/31/2006	Application #:	10401564	Filing Dt:	03/31/2003
Publication #:	US20040188668	Pub Dt:	09/30/2004
Title:	THERMAL MEMORY CELL AND MEMORY DEVICE INCLUDING THE THERMAL MEMORY CELL

Patent #:	6726984	Issue Dt:	04/27/2004	Application #:	10403239	Filing Dt:	03/28/2003
Publication #:	US20030203169	Pub Dt:	10/30/2003
Title:	CERAMIC STRUCTURE USING A SUPPORT SHEET

Patent #:	6883155	Issue Dt:	04/19/2005	Application #:	10403626	Filing Dt:	03/31/2003
Publication #:	US20030204829	Pub Dt:	10/30/2003
Title:	MACRO DESIGN TECHNIQUES TO ACCOMMODATE CHIP LEVEL WIRING AND CIRCUIT PLACEMENT ACROSS THE MACRO

Patent #:	6842222	Issue Dt:	01/11/2005	Application #:	10406888	Filing Dt:	04/04/2003
Publication #:	US20040196445	Pub Dt:	10/07/2004
Title:	METHOD OF REDUCING PITCH ON SEMICONDUCTOR WAFER

Patent #:	NONE	Issue Dt:		Application #:	10408200	Filing Dt:	04/04/2003
Publication #:	US20050062492	Pub Dt:	03/24/2005
Title:	High density integrated circuit apparatus, test probe and methods of use thereof

Patent #:	7270884	Issue Dt:	09/18/2007	Application #:	10408339	Filing Dt:	04/07/2003
Publication #:	US20040197576	Pub Dt:	10/07/2004
Title:	ADHESION LAYER FOR PT ON SIO2

Patent #:	6737107	Issue Dt:	05/18/2004	Application #:	10408570	Filing Dt:	04/07/2003
Publication #:	US20030170386	Pub Dt:	09/11/2003
Title:	NONOPARTICLES FORMED WITH RIGID CONNECTOR COMPOUNDS

Patent #:	7623992	Issue Dt:	11/24/2009	Application #:	10408813	Filing Dt:	03/28/2003
Publication #:	US20040193391	Pub Dt:	09/30/2004
Title:	VOLUME WARPING FOR ADAPTIVE ISOSURFACE EXTRACTION

Patent #:	6667557	Issue Dt:	12/23/2003	Application #:	10409739	Filing Dt:	04/09/2003
Publication #:	US20030210531	Pub Dt:	11/13/2003
Title:	METHOD OF FORMING AN APPARATUS TO REDUCE THERMAL FATIGUE STRESS ON FLIP CHIP SOLDER CONNECTIONS

Patent #:	6936879	Issue Dt:	08/30/2005	Application #:	10409778	Filing Dt:	04/08/2003
Publication #:	US20030170952	Pub Dt:	09/11/2003
Title:	INCREASED CAPACITANCE TRENCH CAPACITOR

Patent #:	7119511	Issue Dt:	10/10/2006	Application #:	10411136	Filing Dt:	04/11/2003
Publication #:	US20040204776	Pub Dt:	10/14/2004
Title:	SERVO SYSTEM FOR A TWO-DIMENSIONAL MICRO-ELECTROMECHANICAL SYSTEM (MEMS)-BASED SCANNER AND METHOD THEREFOR

Patent #:	6762101	Issue Dt:	07/13/2004	Application #:	10411727	Filing Dt:	04/11/2003
Publication #:	US20030193070	Pub Dt:	10/16/2003
Title:	DAMASCENE DOUBLE-GATE FET

Patent #:	6790515	Issue Dt:	09/14/2004	Application #:	10411906	Filing Dt:	04/11/2003
Publication #:	US20030203175	Pub Dt:	10/30/2003
Title:	GREENSHEET CARRIERS AND PROCESSING THEREOF

Patent #:	6680259	Issue Dt:	01/20/2004	Application #:	10413087	Filing Dt:	04/14/2003
Publication #:	US20030207586	Pub Dt:	11/06/2003
Title:	DUAL LAYER ETCH STOP BARRIER

Patent #:	7073105	Issue Dt:	07/04/2006	Application #:	10413614	Filing Dt:	04/14/2003
Publication #:	US20040205405	Pub Dt:	10/14/2004
Title:	ABIST ADDRESS GENERATION

Patent #:	6743026	Issue Dt:	06/01/2004	Application #:	10414538	Filing Dt:	04/15/2003
Title:	PRINTED WIRING BOARD THICKNESS CONTROL FOR COMPRESSION CONNECTORS USED IN ELECTRONIC PACKAGING

Patent #:	6972250	Issue Dt:	12/06/2005	Application #:	10419888	Filing Dt:	04/22/2003
Publication #:	US20030219971	Pub Dt:	11/27/2003
Title:	Method and structure for ultra-low contact resistance CMOS formed by vertically self-aligned CoSi2 on raised source drain Si/SiGe device

Patent #:	6817761	Issue Dt:	11/16/2004	Application #:	10420063	Filing Dt:	04/21/2003
Publication #:	US20040028117	Pub Dt:	02/12/2004
Title:	SCANNING HEAT FLOW PROBE

Patent #:	6740819	Issue Dt:	05/25/2004	Application #:	10421272	Filing Dt:	04/23/2003
Publication #:	US20030188890	Pub Dt:	10/09/2003
Title:	PRINTED WIRING BOARD

Patent #:	7485341	Issue Dt:	02/03/2009	Application #:	10421306	Filing Dt:	04/23/2003
Publication #:	US20040213971	Pub Dt:	10/28/2004
Title:	NONLITHOGRAPHIC METHOD TO PRODUCE MASKS BY SELECTIVE REACTION, ARTICLES PRODUCED, AND COMPOSITION FOR SAME

Patent #:	NONE	Issue Dt:		Application #:	10421355	Filing Dt:	04/24/2003
Publication #:	US20040087177	Pub Dt:	05/06/2004
Title:	Nonlithographic method to produce masks by selective reaction, articles produced, and composition for same

Patent #:	7112617	Issue Dt:	09/26/2006	Application #:	10421394	Filing Dt:	04/22/2003
Publication #:	US20040214110	Pub Dt:	10/28/2004
Title:	PATTERNED SUBSTRATE WITH HYDROPHILIC/HYDROPHOBIC CONTRAST, AND METHOD OF USE

Patent #:	6697277	Issue Dt:	02/24/2004	Application #:	10421963	Filing Dt:	04/23/2003
Publication #:	US20030198071	Pub Dt:	10/23/2003
Title:	METHOD AND APPARATUS FOR ADJUSTING CONTROL CIRCUIT PULL-UP MARGIN FOR CONTENT ADDRESSABLE MEMORY (CAM)

Patent #:	6797592	Issue Dt:	09/28/2004	Application #:	10421969	Filing Dt:	04/23/2003
Publication #:	US20030211715	Pub Dt:	11/13/2003
Title:	METHOD FOR FORMING A RETROGRADE IMPLANT

Patent #:	7009251	Issue Dt:	03/07/2006	Application #:	10422665	Filing Dt:	04/24/2003
Publication #:	US20030199128	Pub Dt:	10/23/2003
Title:	SOI DEVICE WITH REDUCED JUNCTION CAPACITANCE

Patent #:	6992368	Issue Dt:	01/31/2006	Application #:	10422794	Filing Dt:	04/25/2003
Publication #:	US20030203586	Pub Dt:	10/30/2003
Title:	PRODUCTION OF METAL INSULATOR METAL (MIM) STRUCTURES USING ANODIZING PROCESS

Patent #:	7150957	Issue Dt:	12/19/2006	Application #:	10424673	Filing Dt:	04/25/2003
Publication #:	US20040214102	Pub Dt:	10/28/2004
Title:	FLUORINATED VINYL ETHERS, COPOLYMERS THEREOF, AND USE IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS

Patent #:	6685548	Issue Dt:	02/03/2004	Application #:	10424840	Filing Dt:	04/29/2003
Publication #:	US20030199234	Pub Dt:	10/23/2003
Title:	GROOVED POLISHING PADS AND METHODS OF USE

Patent #:	6812545	Issue Dt:	11/02/2004	Application #:	10425270	Filing Dt:	04/29/2003
Publication #:	US20030201517	Pub Dt:	10/30/2003
Title:	EPITAXIAL BASE BIPOLAR TRANSISTOR WITH RAISED EXTRINSIC BASE

Patent #:	NONE	Issue Dt:		Application #:	10425398	Filing Dt:	04/28/2003
Publication #:	US20040216061	Pub Dt:	10/28/2004
Title:	Embeddable method and apparatus for functional pattern testing of repeatable program instruction-driven logic circuits via signal signature generation

Patent #:	6797582	Issue Dt:	09/28/2004	Application #:	10426336	Filing Dt:	04/30/2003
Publication #:	US20030203587	Pub Dt:	10/30/2003
Title:	VERTICAL THERMAL NITRIDE MASK (ANTI-COLLAR) AND PROCESSING THEREOF

Patent #:	6709903	Issue Dt:	03/23/2004	Application #:	10426337	Filing Dt:	04/30/2003
Publication #:	US20030201468	Pub Dt:	10/30/2003
Title:	RELAXED SIGE LAYERS ON SI OR SILICON-ON-INSULATOR SUBSTRATES BY ION IMPLANTATION AND THERMAL ANNEALING

Patent #:	NONE	Issue Dt:		Application #:	10428220	Filing Dt:	05/02/2003
Publication #:	US20030203653	Pub Dt:	10/30/2003
Title:	Nitrogen-rich barrier layer and structures formed

Patent #:	6812075	Issue Dt:	11/02/2004	Application #:	10428705	Filing Dt:	05/02/2003
Publication #:	US20040007738	Pub Dt:	01/15/2004
Title:	SELF-ALIGNED DOG-BONE STRUCTURE FOR FINFET APPLICATIONS AND METHODS TO FABRICATE THE SAME

Patent #:	NONE	Issue Dt:		Application #:	10428903	Filing Dt:	05/02/2003
Publication #:	US20030190821	Pub Dt:	10/09/2003
Title:	Nitrogen-rich barrier layer and structures formed

Patent #:	6836015	Issue Dt:	12/28/2004	Application #:	10428960	Filing Dt:	05/02/2003
Publication #:	US20040217464	Pub Dt:	11/04/2004
Title:	OPTICAL ASSEMBLIES FOR TRANSMITTING AND MANIPULATING OPTICAL BEAMS

Patent #:	6795961	Issue Dt:	09/21/2004	Application #:	10430148	Filing Dt:	05/06/2003
Publication #:	US20030200524	Pub Dt:	10/23/2003
Title:	PRIORITY COLORING FOR VLSI DESIGNS

Patent #:	6687144	Issue Dt:	02/03/2004	Application #:	10430671	Filing Dt:	05/06/2003
Publication #:	US20030202371	Pub Dt:	10/30/2003
Title:	HIGH RELIABILITY CONTENT-ADDRESSABLE MEMORY USING SHADOW CONTENT-ADDRESSABLE MEMORY

Patent #:	6944946	Issue Dt:	09/20/2005	Application #:	10430989	Filing Dt:	05/06/2003
Publication #:	US20030196749	Pub Dt:	10/23/2003
Title:	POROUS POWER AND GROUND PLANES FOR REDUCED PCB DELAMINATION AND BETTER RELIABILITY

Patent #:	6806122	Issue Dt:	10/19/2004	Application #:	10431177	Filing Dt:	05/08/2003
Publication #:	US20030174478	Pub Dt:	09/18/2003
Title:	BALL GRID ARRAY MODULE

Patent #:	6798029	Issue Dt:	09/28/2004	Application #:	10434999	Filing Dt:	05/09/2003
Publication #:	US20040126921	Pub Dt:	07/01/2004
Title:	METHOD OF FABRICATING MICRO-ELECTROMECHANICAL SWITCHES ON CMOS COMPATIBLE SUBSTRATES

Patent #:	7003747	Issue Dt:	02/21/2006	Application #:	10435824	Filing Dt:	05/12/2003
Publication #:	US20040230929	Pub Dt:	11/18/2004
Title:	METHOD OF ACHIEVING TIMING CLOSURE IN DIGITAL INTEGRATED CIRCUITS BY OPTIMIZING INDIVIDUAL MACROS

Patent #:	7159145	Issue Dt:	01/02/2007	Application #:	10435842	Filing Dt:	05/12/2003
Publication #:	US20040230870	Pub Dt:	11/18/2004
Title:	BUILT-IN SELF TEST SYSTEM AND METHOD

Patent #:	NONE	Issue Dt:		Application #:	10435973	Filing Dt:	05/12/2003
Publication #:	US20040230414	Pub Dt:	11/18/2004
Title:	Method for verification of hardware designs with multiple asynchronous frequency domains

Patent #:	7010763	Issue Dt:	03/07/2006	Application #:	10436213	Filing Dt:	05/12/2003
Publication #:	US20040230921	Pub Dt:	11/18/2004
Title:	METHOD OF OPTIMIZING AND ANALYZING SELECTED PORTIONS OF A DIGITAL INTEGRATED CIRCUIT

Patent #:	6788112	Issue Dt:	09/07/2004	Application #:	10436229	Filing Dt:	05/12/2003
Title:	HIGH PERFORMANCE DUAL-STAGE SENSE AMPLIFIER CIRCUIT

Patent #:	6868000	Issue Dt:	03/15/2005	Application #:	10436432	Filing Dt:	05/12/2003
Publication #:	US20040228160	Pub Dt:	11/18/2004
Title:	COUPLED BODY CONTACTS FOR SOI DIFFERENTIAL CIRCUITS

Patent #:	6815346	Issue Dt:	11/09/2004	Application #:	10437208	Filing Dt:	05/13/2003
Publication #:	US20030197280	Pub Dt:	10/23/2003
Title:	UNIQUE FEATURE DESIGN ENABLING STRUCTURAL INTEGRITY FOR ADVANCED LOW K SEMICONDUCTOR CHIPS

Patent #:	NONE	Issue Dt:		Application #:	10437370	Filing Dt:	05/13/2003
Publication #:	US20030199166	Pub Dt:	10/23/2003
Title:	Structure and method to preserve STI during etching

Patent #:	7348261	Issue Dt:	03/25/2008	Application #:	10438947	Filing Dt:	05/15/2003
Publication #:	US20030199121	Pub Dt:	10/23/2003
Title:	WAFER SCALE THIN FILM PACKAGE

Patent #:	6975405	Issue Dt:	12/13/2005	Application #:	10439724	Filing Dt:	05/16/2003
Publication #:	US20040227957	Pub Dt:	11/18/2004
Title:	METHOD AND APPARATUS FOR MEASURING FLATNESS AND/OR RELATIVE ANGLE BETWEEN TOP AND BOTTOM SURFACES OF A CHIP

Patent #:	6674676	Issue Dt:	01/06/2004	Application #:	10444226	Filing Dt:	05/23/2003
Title:	COLUMN REDUNDANCY SYSTEM AND METHOD FOR A MICRO-CELL EMBEDDED DRAM (E-DRAM) ARCHITECTURE

Patent #:	6816431	Issue Dt:	11/09/2004	Application #:	10446297	Filing Dt:	05/28/2003
Publication #:	US20040240266	Pub Dt:	12/02/2004
Title:	MAGNETIC RANDOM ACCESS MEMORY USING MEMORY CELLS WITH ROTATED MAGNETIC STORAGE ELEMENTS

Patent #:	6882027	Issue Dt:	04/19/2005	Application #:	10447018	Filing Dt:	05/28/2003
Publication #:	US20040238919	Pub Dt:	12/02/2004
Title:	METHODS AND APPARATUS FOR PROVIDING AN ANTIFUSE FUNCTION

Patent #:	6962838	Issue Dt:	11/08/2005	Application #:	10447579	Filing Dt:	05/29/2003
Publication #:	US20030232467	Pub Dt:	12/18/2003
Title:	HIGH MOBILITY TRANSISTORS IN SOI AND METHOD FOR FORMING

Patent #:	6815319	Issue Dt:	11/09/2004	Application #:	10447646	Filing Dt:	05/29/2003
Publication #:	US20030197276	Pub Dt:	10/23/2003
Title:	DAMASCENE RESISTOR AND METHOD FOR MEASURING THE WIDTH OF SAME

Patent #:	6791886	Issue Dt:	09/14/2004	Application #:	10448723	Filing Dt:	05/30/2003
Title:	SRAM CELL WITH BOOTSTRAPPED POWER LINE

Patent #:	7756691	Issue Dt:	07/13/2010	Application #:	10448724	Filing Dt:	05/30/2003
Publication #:	US20040243369	Pub Dt:	12/02/2004
Title:	ESTABLISHING RELATIONSHIPS BETWEEN COMPONENTS IN SIMULATION SYSTEMS

Patent #:	6891226	Issue Dt:	05/10/2005	Application #:	10448729	Filing Dt:	05/30/2003
Publication #:	US20030201500	Pub Dt:	10/30/2003
Title:	DUAL GATE LOGIC DEVICE

Patent #:	6816397	Issue Dt:	11/09/2004	Application #:	10448776	Filing Dt:	05/29/2003
Publication #:	US20040240246	Pub Dt:	12/02/2004
Title:	BI-DIRECTIONAL READ WRITE DATA STRUCTURE AND METHOD FOR MEMORY

Patent #:	6855436	Issue Dt:	02/15/2005	Application #:	10448947	Filing Dt:	05/30/2003
Publication #:	US20040241459	Pub Dt:	12/02/2004
Title:	FORMATION OF SILICON-GERMANIUM-ON-INSULATOR (SGOI) BY AN INTEGRAL HIGH TEMPERATURE SIMOX-GE INTERDIFFUSION ANNEAL

Patent #:	7049660	Issue Dt:	05/23/2006	Application #:	10448948	Filing Dt:	05/30/2003
Publication #:	US20040238885	Pub Dt:	12/02/2004
Title:	HIGH-QUALITY SGOI BY OXIDATION NEAR THE ALLOY MELTING TEMPERATURE

Patent #:	7026249	Issue Dt:	04/11/2006	Application #:	10448954	Filing Dt:	05/30/2003
Publication #:	US20040242006	Pub Dt:	12/02/2004
Title:	SIGE LATTICE ENGINEERING USING A COMBINATION OF OXIDATION, THINNING AND EPITAXIAL REGROWTH

Patent #:	7300739	Issue Dt:	11/27/2007	Application #:	10449181	Filing Dt:	05/29/2003
Publication #:	US20070026339	Pub Dt:	02/01/2007
Title:	NEGATIVE RESISTS BASED ON A ACID-CATALYZED ELIMINATION OF POLAR MOLECULES

Patent #:	6876595	Issue Dt:	04/05/2005	Application #:	10455601	Filing Dt:	06/05/2003
Publication #:	US20040246812	Pub Dt:	12/09/2004
Title:	DECODE PATH GATED LOW ACTIVE POWER SRAM

Patent #:	6812867	Issue Dt:	11/02/2004	Application #:	10455696	Filing Dt:	06/05/2003
Publication #:	US20030227397	Pub Dt:	12/11/2003
Title:	DATA CODING FOR DATA STORAGE SYSTEMS

Patent #:	7132680	Issue Dt:	11/07/2006	Application #:	10456749	Filing Dt:	06/09/2003
Publication #:	US20040245550	Pub Dt:	12/09/2004
Title:	ORGANIC FIELD-EFFECT TRANSISTOR AND METHOD OF MAKING SAME BASED ON POLYMERIZABLE SELF-ASSEMBLED MONOLAYERS

100

Patent #:	7880208	Issue Dt:	02/01/2011	Application #:	10458112	Filing Dt:	06/10/2003
Publication #:	US20040253437	Pub Dt:	12/16/2004
Title:	MAGNETIC MATERIALS HAVING SUPERPARAMAGNETIC PARTICLES

Assignor

INTERNATIONAL BUSINESS MACHINES CORPORATION

Exec Dt:

06/29/2015

Assignee

GLOBALFOUNDRIES U.S. 2 LLC

2070 ROUTE 52

HOPEWELL JUNCTION, NEW YORK 12533

Correspondence name and address
	HESLIN ROTHENBERG FARLEY & MESITI P.C.
	5 COLUMBIA CIRCLE
	ALBANY, NY 12203

Search Results as of: 05/08/2024 11:05 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6