skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
05/24/2005
Application #:
10458147
Filing Dt:
06/10/2003
Publication #:
Pub Dt:
12/16/2004
Title:
SYSTEM AND METHOD FOR WRITING TO A MAGNETIC SHIFT REGISTER
2
Patent #:
Issue Dt:
12/21/2004
Application #:
10458554
Filing Dt:
06/10/2003
Publication #:
Pub Dt:
12/16/2004
Title:
SHIFTABLE MAGNETIC SHIFT REGISTER AND METHOD OF USING THE SAME
3
Patent #:
Issue Dt:
09/14/2004
Application #:
10459974
Filing Dt:
06/12/2003
Publication #:
Pub Dt:
01/01/2004
Title:
MONOLITHICALLY INTEGRATED SOLID-STATE SIGE THERMOELECTRIC ENERGY CONVERTER FOR HIGH SPEED AND LOW POWER CIRCUITS
4
Patent #:
Issue Dt:
02/24/2004
Application #:
10459978
Filing Dt:
06/12/2003
Title:
MICRO-ELECTROMECHANICAL VARACTOR WITH ENHANCED TUNING RANGE
5
Patent #:
Issue Dt:
11/09/2004
Application #:
10460717
Filing Dt:
06/12/2003
Publication #:
Pub Dt:
11/27/2003
Title:
SILICON ON INSULATOR FIELD EFFECT TRANSISTOR HAVING SHARED BODY CONTACT
6
Patent #:
Issue Dt:
05/30/2006
Application #:
10461090
Filing Dt:
06/13/2003
Publication #:
Pub Dt:
12/16/2004
Title:
BILAYERED METAL HARDMASKS FOR USE IN DUAL DAMASCENE ETCH SCHEMES
7
Patent #:
Issue Dt:
01/11/2005
Application #:
10461821
Filing Dt:
06/13/2003
Publication #:
Pub Dt:
11/13/2003
Title:
FULLY-DEPLETED SOI MOSFETS WITH LOW SOURCE AND DRAIN RESISTANCE AND MINIMAL OVERLAP CAPACITANCE USING A RECESSED CHANNEL DAMASCENE GATE PROCESS
8
Patent #:
Issue Dt:
08/09/2005
Application #:
10462933
Filing Dt:
06/17/2003
Publication #:
Pub Dt:
12/23/2004
Title:
HIGH SPEED LATERAL HETEROJUNCTION MISFETS REALIZED BY 2-DIMENSIONAL BANDGAP ENGINEERING AND METHODS THEREOF
9
Patent #:
Issue Dt:
04/17/2007
Application #:
10463038
Filing Dt:
06/17/2003
Publication #:
Pub Dt:
08/12/2004
Title:
ULTRA SCALABLE HIGH SPEED HETEROJUNCTION VERTICAL N-CHANNEL MISFETS AND METHODS THEREOF
10
Patent #:
Issue Dt:
09/13/2005
Application #:
10463039
Filing Dt:
06/17/2003
Publication #:
Pub Dt:
12/23/2004
Title:
LOW LEAKAGE HETEROJUNCTION VERTICAL TRANSISTORS AND HIGH PERFORMANCE DEVICES THEREOF
11
Patent #:
Issue Dt:
04/27/2004
Application #:
10464339
Filing Dt:
06/18/2003
Publication #:
Pub Dt:
11/13/2003
Title:
ALL-IN-ONE DISPOSABLE/PERMANENT SPACER ELEVATED SOURCE/DRAIN, SELF-ALIGNED SILICIDE CMOS
12
Patent #:
Issue Dt:
07/27/2004
Application #:
10464400
Filing Dt:
06/19/2003
Publication #:
Pub Dt:
11/20/2003
Title:
ASYMMETRICAL MOSFET LAYOUT FOR HIGH CURRENTS AND HIGH SPEED OPERATION
13
Patent #:
Issue Dt:
05/16/2006
Application #:
10465797
Filing Dt:
06/20/2003
Publication #:
Pub Dt:
12/23/2004
Title:
NONVOLATILE MEMORY DEVICE USING SEMICONDUCTOR NANOCRYSTALS AND METHOD OF FORMING SAME
14
Patent #:
Issue Dt:
01/01/2008
Application #:
10484608
Filing Dt:
01/20/2004
Publication #:
Pub Dt:
10/21/2004
Title:
CLOCK DATA RECOVERING SYSTEM WITH EXTERNAL EARLY/LATE INPUT
15
Patent #:
NONE
Issue Dt:
01/01/2008
Application #:
10484608
Filing Dt:
01/20/2004
Publication #:
Pub Dt:
10/21/2004
PCT #:
IB0202829
Title:
CLOCK DATA RECOVERING SYSTEM WITH EXTERNAL EARLY/LATE INPUT
16
Patent #:
Issue Dt:
06/26/2007
Application #:
10485419
Filing Dt:
02/02/2005
Publication #:
Pub Dt:
06/09/2005
Title:
PATTERNING METHOD
17
Patent #:
NONE
Issue Dt:
06/26/2007
Application #:
10485419
Filing Dt:
02/02/2005
Publication #:
Pub Dt:
06/09/2005
PCT #:
IB0302278
Title:
PATTERNING METHOD
18
Patent #:
Issue Dt:
02/07/2006
Application #:
10499538
Filing Dt:
06/21/2004
Publication #:
Pub Dt:
03/03/2005
Title:
ELECTRODE STRUCTURE FOR ELECTRONIC AND OPTO-ELECTRONIC DEVICES
19
Patent #:
NONE
Issue Dt:
02/07/2006
Application #:
10499538
Filing Dt:
06/21/2004
Publication #:
Pub Dt:
03/03/2005
PCT #:
IB0204975
Title:
ELECTRODE STRUCTURE FOR ELECTRONIC AND OPTO-ELECTRONIC DEVICES
20
Patent #:
Issue Dt:
08/14/2007
Application #:
10523310
Filing Dt:
01/27/2005
Publication #:
Pub Dt:
01/26/2006
Title:
DIAPHRAGM ACTIVATED MICRO-ELECTROMECHANICAL SWITCH
21
Patent #:
NONE
Issue Dt:
08/14/2007
Application #:
10523310
Filing Dt:
01/27/2005
Publication #:
Pub Dt:
01/26/2006
PCT #:
US0227115
Title:
DIAPHRAGM ACTIVATED MICRO-ELECTROMECHANICAL SWITCH
22
Patent #:
Issue Dt:
01/20/2009
Application #:
10531494
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
01/05/2006
Title:
LAND GRID ARRAY FABRICATION USING ELASTOMER CORE AND CONDUCTING METAL SHELL OR MESH
23
Patent #:
NONE
Issue Dt:
01/20/2009
Application #:
10531494
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
01/05/2006
PCT #:
US0314830
Title:
LAND GRID ARRAY FABRICATION USING ELASTOMER CORE AND CONDUCTING METAL SHELL OR MESH
24
Patent #:
Issue Dt:
06/17/2008
Application #:
10536483
Filing Dt:
05/24/2005
Publication #:
Pub Dt:
03/16/2006
Title:
STRAINED FINFET CMOS DEVICE STRUCTURES
25
Patent #:
NONE
Issue Dt:
06/17/2008
Application #:
10536483
Filing Dt:
05/24/2005
Publication #:
Pub Dt:
03/16/2006
PCT #:
US0237931
Title:
STRAINED FINFET CMOS DEVICE STRUCTURES
26
Patent #:
Issue Dt:
02/12/2008
Application #:
10537238
Filing Dt:
05/31/2005
Publication #:
Pub Dt:
05/04/2006
Title:
METHOD AND DEVICE FOR FLOWING A LIQUID ON A SURFACE
27
Patent #:
NONE
Issue Dt:
02/12/2008
Application #:
10537238
Filing Dt:
05/31/2005
Publication #:
Pub Dt:
05/04/2006
PCT #:
IB0305350
Title:
METHOD AND DEVICE FOR FLOWING A LIQUID ON A SURFACE
28
Patent #:
Issue Dt:
01/01/2008
Application #:
10537259
Filing Dt:
05/31/2005
Publication #:
Pub Dt:
06/15/2006
Title:
HIGH SENSITIVITY RESIST COMPOSITIONS FOR ELECTRON-BASED LITHOGRAPHY
29
Patent #:
NONE
Issue Dt:
01/01/2008
Application #:
10537259
Filing Dt:
05/31/2005
Publication #:
Pub Dt:
06/15/2006
PCT #:
US0239048
Title:
HIGH SENSITIVITY RESIST COMPOSITIONS FOR ELECTRON-BASED LITHOGRAPHY
30
Patent #:
Issue Dt:
02/17/2009
Application #:
10537536
Filing Dt:
11/01/2005
Publication #:
Pub Dt:
06/15/2006
Title:
CONFINEMENT OF LIQUIDS ON SURFACES
31
Patent #:
NONE
Issue Dt:
02/17/2009
Application #:
10537536
Filing Dt:
11/01/2005
Publication #:
Pub Dt:
06/15/2006
PCT #:
IB0305128
Title:
CONFINEMENT OF LIQUIDS ON SURFACES
32
Patent #:
Issue Dt:
08/08/2006
Application #:
10539333
Filing Dt:
06/15/2005
Publication #:
Pub Dt:
06/15/2006
Title:
INTEGRATED ANTIFUSE STRUCTURE FOR FINFET AND CMOS DEVICES
33
Patent #:
NONE
Issue Dt:
08/08/2006
Application #:
10539333
Filing Dt:
06/15/2005
Publication #:
Pub Dt:
06/15/2006
PCT #:
US0241182
Title:
INTEGRATED ANTIFUSE STRUCTURE FOR FINFET AND CMOS DEVICES
34
Patent #:
Issue Dt:
05/27/2008
Application #:
10539335
Filing Dt:
06/15/2005
Publication #:
Pub Dt:
03/30/2006
Title:
FINFET SRAM CELL USING INVERTED FINFET THIN FILM TRANSISTORS
35
Patent #:
NONE
Issue Dt:
05/27/2008
Application #:
10539335
Filing Dt:
06/15/2005
Publication #:
Pub Dt:
03/30/2006
PCT #:
US0240868
Title:
FINFET SRAM CELL USING INVERTED FINFET THIN FILM TRANSISTORS
36
Patent #:
Issue Dt:
01/18/2011
Application #:
10552971
Filing Dt:
10/18/2006
Publication #:
Pub Dt:
10/18/2007
Title:
PROGRAMMABLE SEMICONDUCTOR DEVICE
37
Patent #:
NONE
Issue Dt:
01/18/2011
Application #:
10552971
Filing Dt:
10/18/2006
Publication #:
Pub Dt:
10/18/2007
PCT #:
US0313392
Title:
PROGRAMMABLE SEMICONDUCTOR DEVICE
38
Patent #:
Issue Dt:
10/05/2010
Application #:
10595541
Filing Dt:
04/27/2006
Publication #:
Pub Dt:
05/17/2007
Title:
IONIZATION TEST FOR ELECTRICAL VERIFICATION
39
Patent #:
NONE
Issue Dt:
10/05/2010
Application #:
10595541
Filing Dt:
04/27/2006
Publication #:
Pub Dt:
05/17/2007
PCT #:
US0336093
Title:
IONIZATION TEST FOR ELECTRICAL VERIFICATION
40
Patent #:
Issue Dt:
05/04/2010
Application #:
10595550
Filing Dt:
04/27/2006
Publication #:
Pub Dt:
03/22/2007
Title:
HOT PRESSING CERAMIC DISTORTION CONTROL
41
Patent #:
NONE
Issue Dt:
05/04/2010
Application #:
10595550
Filing Dt:
04/27/2006
Publication #:
Pub Dt:
03/22/2007
PCT #:
US0338517
Title:
HOT PRESSING CERAMIC DISTORTION CONTROL
42
Patent #:
Issue Dt:
04/26/2011
Application #:
10596022
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
01/15/2009
Title:
CARBON NANOTUBE CONDUCTOR FOR TRENCH CAPACITORS
43
Patent #:
NONE
Issue Dt:
04/26/2011
Application #:
10596022
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
01/15/2009
PCT #:
US0340295
Title:
CARBON NANOTUBE CONDUCTOR FOR TRENCH CAPACITORS
44
Patent #:
Issue Dt:
04/01/2008
Application #:
10596029
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
04/19/2007
Title:
SEMICONDUCTOR MEMORY DEVICE WITH INCREASED NODE CAPACITANCE
45
Patent #:
NONE
Issue Dt:
04/01/2008
Application #:
10596029
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
04/19/2007
PCT #:
US0339026
Title:
SEMICONDUCTOR MEMORY DEVICE WITH INCREASED NODE CAPACITANCE
46
Patent #:
Issue Dt:
06/15/2010
Application #:
10596249
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
04/26/2007
Title:
REDUCTION OF BORON DIFFUSIVITY IN PFETS
47
Patent #:
NONE
Issue Dt:
06/15/2010
Application #:
10596249
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
04/26/2007
PCT #:
US0339025
Title:
REDUCTION OF BORON DIFFUSIVITY IN PFETS
48
Patent #:
Issue Dt:
05/03/2011
Application #:
10596569
Filing Dt:
06/16/2006
Publication #:
Pub Dt:
01/21/2010
Title:
THREE-DIMENSIONAL SILICON ON OXIDE DEVICE ISOLATION
49
Patent #:
NONE
Issue Dt:
05/03/2011
Application #:
10596569
Filing Dt:
06/16/2006
Publication #:
Pub Dt:
01/21/2010
PCT #:
US0340079
Title:
THREE-DIMENSIONAL SILICON ON OXIDE DEVICE ISOLATION
50
Patent #:
Issue Dt:
04/20/2010
Application #:
10596573
Filing Dt:
10/14/2008
Publication #:
Pub Dt:
02/12/2009
Title:
BIPOLAR AND CMOS INTEGRATION WITH REDUCED CONTACT HEIGHT
51
Patent #:
NONE
Issue Dt:
04/20/2010
Application #:
10596573
Filing Dt:
10/14/2008
Publication #:
Pub Dt:
02/12/2009
PCT #:
US0340003
Title:
BIPOLAR AND CMOS INTEGRATION WITH REDUCED CONTACT HEIGHT
52
Patent #:
NONE
Issue Dt:
Application #:
10597038
Filing Dt:
07/07/2006
Publication #:
Pub Dt:
01/29/2009
Title:
GRADIENT DEPOSITION OF LOW-K CVD MATERIALS
53
Patent #:
NONE
Issue Dt:
Application #:
10597038
Filing Dt:
07/07/2006
Publication #:
Pub Dt:
01/29/2009
PCT #:
US2004000908
Title:
GRADIENT DEPOSITION OF LOW-K CVD MATERIALS
54
Patent #:
Issue Dt:
06/23/2009
Application #:
10597066
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
06/07/2007
Title:
METHOD OF FORMING THIN SGOI WAFERS WITH HIGH RELAXATION AND LOW STACKING FAULT DEFECT DENSITY
55
Patent #:
NONE
Issue Dt:
06/23/2009
Application #:
10597066
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
06/07/2007
PCT #:
US2004001555
Title:
METHOD OF FORMING THIN SGOI WAFERS WITH HIGH RELAXATION AND LOW STACKING FAULT DEFECT DENSITY
56
Patent #:
Issue Dt:
03/23/2010
Application #:
10597288
Filing Dt:
07/19/2006
Publication #:
Pub Dt:
08/13/2009
Title:
VERTICAL FIN-FET MOS DEVICES
57
Patent #:
NONE
Issue Dt:
03/23/2010
Application #:
10597288
Filing Dt:
07/19/2006
Publication #:
Pub Dt:
08/13/2009
PCT #:
US2004001721
Title:
VERTICAL FIN-FET MOS DEVICES
58
Patent #:
Issue Dt:
03/17/2009
Application #:
10597432
Filing Dt:
07/25/2006
Publication #:
Pub Dt:
10/09/2008
Title:
FOLDED NODE TRENCH CAPACITOR
59
Patent #:
NONE
Issue Dt:
03/17/2009
Application #:
10597432
Filing Dt:
07/25/2006
Publication #:
Pub Dt:
10/09/2008
PCT #:
US2004002648
Title:
FOLDED NODE TRENCH CAPACITOR
60
Patent #:
Issue Dt:
06/14/2011
Application #:
10597904
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
09/18/2008
Title:
USE OF MIXED BASES TO ENHANCE PATTERNED RESIST PROFILES ON CHROME OR SENSITIVE SUBSTRATES
61
Patent #:
NONE
Issue Dt:
06/14/2011
Application #:
10597904
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
09/18/2008
PCT #:
US2004004144
Title:
USE OF MIXED BASES TO ENHANCE PATTERNED RESIST PROFILES ON CHROME OR SENSITIVE SUBSTRATES
62
Patent #:
Issue Dt:
12/12/2006
Application #:
10604003
Filing Dt:
06/20/2003
Publication #:
Pub Dt:
01/06/2005
Title:
SUBSTRATE ENGINEERING FOR OPTIMUM CMOS DEVICE PERFORMANCE
63
Patent #:
Issue Dt:
08/24/2004
Application #:
10604009
Filing Dt:
06/20/2003
Title:
METHOD FOR IMAGE REVERSAL OF IMPLANT RESIST USING A SINGLE PHOTOLITHOGRAPHY EXPOSURE AND STRUCTURES FORMED THEREBY
64
Patent #:
Issue Dt:
04/01/2008
Application #:
10604025
Filing Dt:
06/23/2003
Publication #:
Pub Dt:
12/23/2004
Title:
DATA TRANSCEIVER AND METHOD FOR EQUALIZING THE DATA EYE OF A DIFFERENTIAL INPUT DATA SIGNAL
65
Patent #:
Issue Dt:
10/25/2005
Application #:
10604026
Filing Dt:
06/23/2003
Publication #:
Pub Dt:
12/30/2004
Title:
DUAL DAMASCENE INTERCONNECT STRUCTURES HAVING DIFFERENT MATERIALS FOR LINE AND VIA CONDUCTORS
66
Patent #:
Issue Dt:
08/16/2005
Application #:
10604051
Filing Dt:
06/24/2003
Publication #:
Pub Dt:
12/30/2004
Title:
LITHOGRAPHY TOOL IMAGE QUALITY EVALUATING AND CORRECTING
67
Patent #:
Issue Dt:
04/18/2006
Application #:
10604056
Filing Dt:
06/24/2003
Publication #:
Pub Dt:
12/30/2004
Title:
METHOD FOR FORMING DAMASCENE STRUCTURE UTILIZING PLANARIZING MATERIAL COUPLED WITH DIFFUSION BARRIER MATERIAL
68
Patent #:
Issue Dt:
03/25/2008
Application #:
10604059
Filing Dt:
06/24/2003
Publication #:
Pub Dt:
12/30/2004
Title:
METHOD OF DISPLAYING A GUARD RING WITHIN AN INTEGRATED CIRCUIT
69
Patent #:
Issue Dt:
10/30/2007
Application #:
10604063
Filing Dt:
06/24/2003
Publication #:
Pub Dt:
12/30/2004
Title:
REMOVAL OF RELATIVELY UNIMPORTANT SHAPES FROM A SET OF SHAPES
70
Patent #:
Issue Dt:
07/18/2006
Application #:
10604071
Filing Dt:
06/25/2003
Publication #:
Pub Dt:
12/30/2004
Title:
CODING OF FPGA AND STANDARD CELL LOGIC IN A TILING STRUCTURE
71
Patent #:
Issue Dt:
05/17/2005
Application #:
10604077
Filing Dt:
06/25/2003
Publication #:
Pub Dt:
12/30/2004
Title:
HIGH-DENSITY FINFET INTEGRATION SCHEME
72
Patent #:
Issue Dt:
11/16/2004
Application #:
10604079
Filing Dt:
06/25/2003
Title:
ELECTRON BEAM POSITION REFERENCE SYSTEM
73
Patent #:
Issue Dt:
11/29/2005
Application #:
10604081
Filing Dt:
06/25/2003
Publication #:
Pub Dt:
01/13/2005
Title:
METHOD FOR FORMING BURIED PLATE OF TRENCH CAPACITOR
74
Patent #:
Issue Dt:
01/31/2006
Application #:
10604086
Filing Dt:
06/25/2003
Publication #:
Pub Dt:
12/30/2004
Title:
FINFET HAVING SUPPRESSED PARASITIC DEVICE CHARACTERISTICS
75
Patent #:
Issue Dt:
04/19/2005
Application #:
10604095
Filing Dt:
06/26/2003
Publication #:
Pub Dt:
12/30/2004
Title:
SYSTEM AND METHOD FOR CONTROL PARAMETER RE-CENTERING IN A CONTROLLED PHASE LOCK LOOP SYSTEM
76
Patent #:
Issue Dt:
06/28/2005
Application #:
10604097
Filing Dt:
06/26/2003
Publication #:
Pub Dt:
12/30/2004
Title:
HYBRID PLANAR AND FINFET CMOS DEVICES
77
Patent #:
Issue Dt:
08/30/2005
Application #:
10604102
Filing Dt:
06/26/2003
Publication #:
Pub Dt:
12/30/2004
Title:
SELECTIVE SILICON-ON-INSULATOR ISOLATION STRUCTURE AND METHOD
78
Patent #:
Issue Dt:
08/08/2006
Application #:
10604116
Filing Dt:
06/26/2003
Publication #:
Pub Dt:
01/13/2005
Title:
METHOD OF FORMING FREESTANDING SEMICONDUCTOR LAYER
79
Patent #:
Issue Dt:
10/02/2007
Application #:
10604141
Filing Dt:
06/27/2003
Publication #:
Pub Dt:
12/30/2004
Title:
METHOD AND SYSTEM FOR OPTIMIZED INSTRUCTION FETCH TO PROTECT AGAINST SOFT AND HARD ERRORS
80
Patent #:
NONE
Issue Dt:
Application #:
10604146
Filing Dt:
06/27/2003
Publication #:
Pub Dt:
12/30/2004
Title:
METHOD OF FORMING SILICON-ON-INSULATOR WAFERS HAVING PROCESS RESISTANT APPLICATIONS
81
Patent #:
Issue Dt:
06/27/2006
Application #:
10604168
Filing Dt:
06/29/2003
Publication #:
Pub Dt:
12/30/2004
Title:
TIMER LOCKOUT CIRCUIT FOR SYNCHRONOUS APPLICATIONS
82
Patent #:
Issue Dt:
05/24/2005
Application #:
10604186
Filing Dt:
06/30/2003
Publication #:
Pub Dt:
12/30/2004
Title:
ADAPTIVE INTEGRATED CIRCUIT BASED ON TRANSISTOR CURRENT MEASUREMENTS
83
Patent #:
Issue Dt:
10/09/2007
Application #:
10604190
Filing Dt:
06/30/2003
Publication #:
Pub Dt:
12/30/2004
Title:
HIGH PERFORMANCE CMOS DEVICE STRUCTURES AND METHOD OF MANUFACTURE
84
Patent #:
Issue Dt:
10/18/2005
Application #:
10604191
Filing Dt:
06/30/2003
Publication #:
Pub Dt:
12/30/2004
Title:
SUPPORTED GREENSHEET STRUCTURE AND METHOD IN MLC PROCESSING
85
Patent #:
Issue Dt:
02/01/2005
Application #:
10604202
Filing Dt:
07/01/2003
Publication #:
Pub Dt:
01/06/2005
Title:
APPARATUS AND METHOD FOR FORMING ALIGNMENT LAYERS
86
Patent #:
Issue Dt:
02/07/2006
Application #:
10604204
Filing Dt:
07/01/2003
Publication #:
Pub Dt:
01/06/2005
Title:
SILICON-ON-INSULATOR LATCH-UP PULSE-RADIATION DETECTOR
87
Patent #:
Issue Dt:
06/20/2006
Application #:
10604205
Filing Dt:
07/01/2003
Publication #:
Pub Dt:
01/06/2005
Title:
CIRCUIT AND METHOD FOR PIPELINED INSERTION
88
Patent #:
Issue Dt:
09/13/2005
Application #:
10604206
Filing Dt:
07/01/2003
Publication #:
Pub Dt:
01/06/2005
Title:
INTEGRATED CIRCUIT HAVING PAIRS OF PARALLEL COMPLEMENTARY FINFETS
89
Patent #:
Issue Dt:
11/01/2005
Application #:
10604212
Filing Dt:
07/01/2003
Publication #:
Pub Dt:
01/20/2005
Title:
BIPOLAR TRANSISTOR SELF-ALIGNMENT WITH RAISED EXTRINSIC BASE EXTENSION AND METHODS OF FORMING SAME
90
Patent #:
Issue Dt:
05/16/2006
Application #:
10604257
Filing Dt:
07/07/2003
Publication #:
Pub Dt:
01/13/2005
Title:
DUAL-LAYER COMPLIANT POLYMERIC NOZZLE
91
Patent #:
Issue Dt:
10/31/2006
Application #:
10604277
Filing Dt:
07/08/2003
Publication #:
Pub Dt:
01/13/2005
Title:
NESTED VOLTAGE ISLAND ARCHITECTURE
92
Patent #:
Issue Dt:
04/10/2007
Application #:
10604278
Filing Dt:
07/08/2003
Publication #:
Pub Dt:
01/13/2005
Title:
NOBLE METAL CONTACTS FOR MICRO-ELECTROMECHANICAL SWITCHES
93
Patent #:
Issue Dt:
03/20/2007
Application #:
10604367
Filing Dt:
07/15/2003
Publication #:
Pub Dt:
01/20/2005
Title:
METHOD FOR REDUCING FOREIGN MATERIAL CONCENTRATIONS IN ETCH CHAMBERS
94
Patent #:
Issue Dt:
01/31/2006
Application #:
10604373
Filing Dt:
07/15/2003
Publication #:
Pub Dt:
01/20/2005
Title:
GENERATING MASK PATTERNS FOR ALTERNATING PHASE-SHIFT MASK LITHOGRAPHY
95
Patent #:
Issue Dt:
10/11/2005
Application #:
10604375
Filing Dt:
07/15/2003
Publication #:
Pub Dt:
01/20/2005
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH SMART REFRESH SCHEDULER
96
Patent #:
Issue Dt:
11/02/2004
Application #:
10604382
Filing Dt:
07/16/2003
Title:
ULTRA-THIN CHANNEL DEVICE WITH RAISED SOURCE AND DRAIN AND SOLID SOURCE EXTENSION DOPING
97
Patent #:
Issue Dt:
09/26/2006
Application #:
10604419
Filing Dt:
07/18/2003
Publication #:
Pub Dt:
01/20/2005
Title:
SYSTEM AND METHOD FOR MEASURING A HIGH SPEED SIGNAL
98
Patent #:
NONE
Issue Dt:
Application #:
10604486
Filing Dt:
07/25/2003
Publication #:
Pub Dt:
01/27/2005
Title:
SYSTEM AND METHOD OF ALTERING A VERY SMALL SURFACE AREA BY MULTIPLE CHANNEL PROBE
99
Patent #:
NONE
Issue Dt:
Application #:
10604487
Filing Dt:
07/25/2003
Publication #:
Pub Dt:
01/27/2005
Title:
SYSTEM AND METHODS OF ALTERING A VERY SMALL SURFACE AREA
100
Patent #:
NONE
Issue Dt:
Application #:
10604517
Filing Dt:
07/28/2003
Publication #:
Pub Dt:
02/03/2005
Title:
CRACK STOP FOR LOW K DIELECTRICS
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 05:12 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT