skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/25/2006
Application #:
10688692
Filing Dt:
10/17/2003
Publication #:
Pub Dt:
04/21/2005
Title:
DOUBLE SILICON-ON-INSULATOR (SOI) METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET) STRUCTURES
2
Patent #:
NONE
Issue Dt:
Application #:
10688744
Filing Dt:
10/17/2003
Publication #:
Pub Dt:
01/06/2005
Title:
Output driver impedance control for addressable memory devices
3
Patent #:
Issue Dt:
12/04/2007
Application #:
10689506
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
04/21/2005
Title:
HIGH PERFORMANCE STRESS-ENHANCED MOSFETS USING SI:C AND SIGE EPITAXIAL SOURCE/DRAIN AND METHOD OF MANUFACTURE
4
Patent #:
Issue Dt:
12/08/2009
Application #:
10689675
Filing Dt:
10/22/2003
Publication #:
Pub Dt:
04/28/2005
Title:
CONTROL OF CARBON NANOTUBE DIAMETER USING CVD OR PECVD GROWTH
5
Patent #:
Issue Dt:
07/25/2006
Application #:
10691299
Filing Dt:
10/22/2003
Publication #:
Pub Dt:
05/06/2004
Title:
Structure for controlling the interface roughness of cobalt disilicide
6
Patent #:
Issue Dt:
09/18/2007
Application #:
10691881
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
05/06/2004
Title:
CHANGING AN ELECTRICAL RESISTANCE OF A RESISTOR
7
Patent #:
Issue Dt:
02/12/2008
Application #:
10691882
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
05/06/2004
Title:
DRILL STACK FORMATION
8
Patent #:
Issue Dt:
09/06/2005
Application #:
10693199
Filing Dt:
10/24/2003
Publication #:
Pub Dt:
04/28/2005
Title:
LOW-ACTIVATION ENERGY SILICON-CONTAINING RESIST SYSTEM
9
Patent #:
Issue Dt:
07/17/2007
Application #:
10693276
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
10/21/2004
Title:
METHOD TO ACHIEVE LOW AND STABLE FERROMAGNETIC COUPLING FIELD
10
Patent #:
Issue Dt:
04/29/2008
Application #:
10694299
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
04/28/2005
Title:
SIMULTANEOUS COMPUTATION OF MULTIPLE POINTS ON ONE OR MULTIPLE CUT LINES
11
Patent #:
Issue Dt:
05/30/2006
Application #:
10694339
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
04/28/2005
Title:
RENESTING INTERACTION MAP INTO DESIGN FOR EFFICIENT LONG RANGE CALCULATIONS
12
Patent #:
Issue Dt:
03/11/2008
Application #:
10694465
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
04/28/2005
Title:
INCORPORATION OF A PHASE MAP INTO FAST MODEL-BASED OPTICAL PROXIMITY CORRECTION SIMULATION KERNELS TO ACCOUNT FOR NEAR AND MID-RANGE FLARE
13
Patent #:
Issue Dt:
03/07/2006
Application #:
10694466
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
04/28/2005
Title:
EXTENDING THE RANGE OF LITHOGRAPHIC SIMULATION INTEGRALS
14
Patent #:
Issue Dt:
10/23/2007
Application #:
10694473
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
04/28/2005
Title:
PERFORMANCE IN MODEL-BASED OPC ENGINE UTILIZING EFFICIENT POLYGON PINNING METHOD
15
Patent #:
Issue Dt:
01/16/2007
Application #:
10694500
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
05/06/2004
Title:
EDGE SEAL FOR A SEMICONDUCTOR DEVICE
16
Patent #:
Issue Dt:
02/06/2007
Application #:
10695335
Filing Dt:
10/28/2003
Publication #:
Pub Dt:
05/13/2004
Title:
FIN FIELD EFFECT TRANSISTOR WITH SELF-ALIGNED GATE
17
Patent #:
Issue Dt:
07/24/2007
Application #:
10695336
Filing Dt:
10/28/2003
Publication #:
Pub Dt:
05/06/2004
Title:
METHOD OF CONTROLLING GRAIN SIZE IN A POLYSILICON LAYER AND IN SEMICONDUCTOR DEVICES HAVING POLYSILICON STRUCTURES
18
Patent #:
Issue Dt:
08/30/2011
Application #:
10695748
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/05/2005
Title:
STRUCTURE AND METHOD TO ENHANCE BOTH NFET AND PFET PERFORMANCE USING DIFFERENT KINDS OF STRESSED LAYERS
19
Patent #:
Issue Dt:
12/20/2005
Application #:
10695752
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/05/2005
Title:
STRUCTURE AND METHOD TO IMPROVE CHANNEL MOBILITY BY GATE ELECTRODE STRESS MODIFICATION
20
Patent #:
Issue Dt:
08/09/2005
Application #:
10696139
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/05/2005
Title:
SEMIDIGITAL DELAY-LOCKED LOOP USING AN ANALOG-BASED FINITE STATE MACHINE
21
Patent #:
Issue Dt:
04/01/2008
Application #:
10696511
Filing Dt:
10/28/2003
Publication #:
Pub Dt:
04/28/2005
Title:
AFFINITY-BASED CLUSTERING OF VECTORS FOR PARTITIONING THE COLUMNS OF A MATRIX
22
Patent #:
Issue Dt:
03/01/2005
Application #:
10696601
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
12/02/2004
Title:
FORMATION OF SILICON-GERMANIUM-ON-INSULATOR (SGOI) BY AN INTEGRAL HIGH TEMPERATURE SIMOX-GE INTERDIFFUSION ANNEAL
23
Patent #:
Issue Dt:
04/04/2006
Application #:
10696634
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/05/2005
Title:
CMOS ON HYBRID SUBSTRATE WITH DIFFERENT CRYSTAL ORIENTATIONS USING SILICON-TO-SILICON DIRECT WAFER BONDING
24
Patent #:
Issue Dt:
02/12/2008
Application #:
10696771
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD AND APPARATUS FOR FABRICATING OR ALTERING MICROSTRUCTURES USING LOCAL CHEMICAL ALTERATIONS
25
Patent #:
NONE
Issue Dt:
Application #:
10697012
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/13/2004
Title:
Semiconductor device and method for making the device having an electrically modulated conduction channel
26
Patent #:
Issue Dt:
10/16/2007
Application #:
10697077
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/05/2005
Title:
POROUS SILICON COMPOSITE STRUCTURE AS LARGE FILTRATION ARRAY
27
Patent #:
Issue Dt:
07/13/2010
Application #:
10697271
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD AND STRUCTURE FOR ULTRA-HIGH DENSITY, HIGH DATA RATE FERROELECTRIC STORAGE DISK TECHNOLOGY USING STABILIZATION BY A SURFACE CONDUCTING LAYER
28
Patent #:
Issue Dt:
06/06/2006
Application #:
10698122
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
HIGH MOBILITY HETEROJUNCTION COMPLEMENTARY FIELD EFFECT TRANSISTORS AND METHODS THEREOF
29
Patent #:
Issue Dt:
03/28/2006
Application #:
10698483
Filing Dt:
11/03/2003
Publication #:
Pub Dt:
05/05/2005
Title:
STRUCTURE AND METHOD FOR FORMING A DIELECTRIC CHAMBER AND ELECTRONIC DEVICE INCLUDING THE DIELECTRIC CHAMBER
30
Patent #:
Issue Dt:
05/01/2007
Application #:
10698884
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/13/2004
Title:
METHOD AND APPARATUS FOR PERFORMING LASER CVD
31
Patent #:
Issue Dt:
09/13/2005
Application #:
10699122
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/05/2005
Title:
COOLING OF SURFACE TEMPERATURE OF A DEVICE
32
Patent #:
Issue Dt:
03/06/2007
Application #:
10699226
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
PLASMA ENHANCED ALD OF TANTALUM NITRIDE AND BILAYER
33
Patent #:
Issue Dt:
03/06/2007
Application #:
10699238
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
07/29/2004
Title:
POLYCARBOSILANE BURIED ETCH STOPS IN INTERCONNECT STRUCTURES
34
Patent #:
Issue Dt:
02/24/2009
Application #:
10699283
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
TECHNIQUES FOR RECONSTRUCTING SYNTHETIC NETWORKS USING PAIR-WISE CORRELATION ANALYSIS
35
Patent #:
NONE
Issue Dt:
Application #:
10699399
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/05/2005
Title:
Transparent cooling duct
36
Patent #:
Issue Dt:
08/01/2006
Application #:
10700085
Filing Dt:
11/03/2003
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD FOR FABRICATING SIGE-ON-INSULATOR (SGOI) AND GE-ON-INSULATOR (GOI) SUBSTRATES
37
Patent #:
Issue Dt:
11/11/2008
Application #:
10700327
Filing Dt:
11/03/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD AND APPARATUS FOR FILLING VIAS
38
Patent #:
Issue Dt:
05/20/2008
Application #:
10700989
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD FOR CONTROLLING POWER CHANGE FOR A SEMICONDUCTOR MODULE
39
Patent #:
Issue Dt:
04/26/2005
Application #:
10701191
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD FOR FORMING AN ELECTRONIC DEVICE
40
Patent #:
Issue Dt:
07/19/2005
Application #:
10701311
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/05/2005
Title:
HIGH DENSITY MICROVIA SUBSTRATE WITH HIGH WIREABILITY
41
Patent #:
Issue Dt:
03/21/2006
Application #:
10701526
Filing Dt:
11/06/2003
Publication #:
Pub Dt:
05/12/2005
Title:
HIGH MOBILITY CMOS CIRCUITS
42
Patent #:
Issue Dt:
08/25/2009
Application #:
10702280
Filing Dt:
11/06/2003
Publication #:
Pub Dt:
05/12/2005
Title:
NEGATIVE COEFFICIENT OF THERMAL EXPANSION PARTICLES AND METHOD OF FORMING THE SAME
43
Patent #:
NONE
Issue Dt:
Application #:
10702416
Filing Dt:
11/06/2003
Publication #:
Pub Dt:
05/12/2005
Title:
Apparatus and method for low pressure wirebond
44
Patent #:
Issue Dt:
05/31/2011
Application #:
10703355
Filing Dt:
11/07/2003
Publication #:
Pub Dt:
05/12/2005
Title:
METHODS FOR FABRICATING A METAL-OXIDE-SEMICONDUCTOR DEVICE STRUCTURE
45
Patent #:
Issue Dt:
07/20/2004
Application #:
10704052
Filing Dt:
11/07/2003
Publication #:
Pub Dt:
06/03/2004
Title:
OXYNITRIDE SHALLOW TRENCH ISOLATION AND METHOD OF FORMATION
46
Patent #:
Issue Dt:
12/14/2004
Application #:
10705115
Filing Dt:
11/10/2003
Publication #:
Pub Dt:
06/03/2004
Title:
SEMICONDUCTOR STRUCTURE HAVING IN-SITU FORMED UNIT RESISTORS AND METHOD FOR FABRICATION
47
Patent #:
Issue Dt:
12/07/2004
Application #:
10705116
Filing Dt:
11/10/2003
Publication #:
Pub Dt:
05/20/2004
Title:
SEMICONDUCTOR STRUCTURE HAVING IN-SITU FORMED UNIT RESISTORS AND METHOD FOR FABRICATION
48
Patent #:
Issue Dt:
04/18/2006
Application #:
10706061
Filing Dt:
11/13/2003
Publication #:
Pub Dt:
05/19/2005
Title:
A METHOD OF MANUFACTURING A STRAINED SILICON ON A SIGE ON SOI SUBSTRATE
49
Patent #:
Issue Dt:
02/28/2006
Application #:
10706228
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/12/2005
Title:
DATABASE MINING SYSTEM AND METHOD FOR COVERAGE ANALYSIS OF FUNCTIONAL VERIFICATION OF INTEGRATED CIRCUIT DESIGNS
50
Patent #:
Issue Dt:
03/08/2005
Application #:
10706538
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/20/2004
Title:
METHOD FOR INSERTION OF TEST POINTS INTO INTEGRATED LOGIC CIRCUIT DESIGNS
51
Patent #:
Issue Dt:
09/06/2005
Application #:
10706773
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
09/09/2004
Title:
ADVANCED BEOL INTERCONNECT STRUCTURES WITH LOW-K PE CVD CAP LAYER AND METHOD THEREOF
52
Patent #:
Issue Dt:
02/14/2006
Application #:
10707009
Filing Dt:
11/13/2003
Publication #:
Pub Dt:
05/19/2005
Title:
ALTERNATING PHASE MASK BUILT BY ADDITIVE FILM DEPOSITION
53
Patent #:
Issue Dt:
10/17/2006
Application #:
10707018
Filing Dt:
11/14/2003
Publication #:
Pub Dt:
05/19/2005
Title:
STRESSED SEMICONDUCTOR DEVICE STRUCTURES HAVING GRANULAR SEMICONDUCTOR MATERIAL
54
Patent #:
Issue Dt:
01/12/2010
Application #:
10707053
Filing Dt:
11/18/2003
Publication #:
Pub Dt:
05/19/2005
Title:
MEMORY DEVICE WITH PROGRAMMABLE RECEIVERS TO IMPROVE PERFORMANCE
55
Patent #:
Issue Dt:
01/30/2007
Application #:
10707064
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
OPTIMUM PADSET FOR WIRE BONDING RF TECHNOLOGIES WITH HIGH-Q INDUCTORS
56
Patent #:
Issue Dt:
10/31/2006
Application #:
10707065
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
TRI-METAL AND DUAL-METAL STACKED INDUCTORS
57
Patent #:
Issue Dt:
08/08/2006
Application #:
10707069
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHODOLOGY FOR PLACEMENT BASED ON CIRCUIT FUNCTION AND LATCHUP SENSITIVITY
58
Patent #:
Issue Dt:
10/03/2006
Application #:
10707075
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
SEEDLESS WIREBOND PAD PLATING
59
Patent #:
Issue Dt:
06/06/2006
Application #:
10707089
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
05/26/2005
Title:
IMPROVED BOND PAD
60
Patent #:
Issue Dt:
08/29/2006
Application #:
10707117
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
05/26/2005
Title:
INTERCONNECT STRUCTURE DIFFUSION BARRIER WITH HIGH NITROGEN CONTENT
61
Patent #:
Issue Dt:
12/28/2004
Application #:
10707120
Filing Dt:
11/21/2003
Title:
ENDPOINT DETECTION IN CHEMICAL-MECHANICAL POLISHING OF PATTERNED WAFERS HAVING A LOW PATTERN DENSITY
62
Patent #:
Issue Dt:
09/06/2005
Application #:
10707121
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
05/26/2005
Title:
VARIATION OF EFFECTIVE FILTER CAPACITANCE IN PHASE LOCK LOOP CIRCUIT LOOP FILTERS
63
Patent #:
Issue Dt:
10/17/2006
Application #:
10707122
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
05/26/2005
Title:
BACK END INTERCONNECT WITH A SHAPED INTERFACE
64
Patent #:
NONE
Issue Dt:
Application #:
10707150
Filing Dt:
11/24/2003
Publication #:
Pub Dt:
05/26/2005
Title:
DYNAMIC RELEASE WAFER GRIP AND METHOD OF USE
65
Patent #:
Issue Dt:
01/24/2006
Application #:
10707175
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
05/26/2005
Title:
METHOD OF FORMING ULTRA-THIN SILICIDATION-STOP EXTENSIONS IN MOSFET DEVICES
66
Patent #:
Issue Dt:
09/20/2005
Application #:
10707178
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
05/26/2005
Title:
PHASE FREQUENCY DETECTOR WITH PROGRAMMABLE MINIMUM PULSE WIDTH
67
Patent #:
Issue Dt:
06/13/2006
Application #:
10707200
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
05/26/2005
Title:
ULTRA-THIN SOI MOSFET METHOD AND STRUCTURE
68
Patent #:
NONE
Issue Dt:
Application #:
10707282
Filing Dt:
12/03/2003
Publication #:
Pub Dt:
06/16/2005
Title:
APPARATUS AND METHOD FOR ELECTRONIC FUSE WITH IMPROVED ESD TOLERANCE
69
Patent #:
Issue Dt:
09/12/2006
Application #:
10707283
Filing Dt:
12/03/2003
Publication #:
Pub Dt:
06/09/2005
Title:
APPARATUS AND METHOD FOR ELECTRONIC FUSE WITH IMPROVED ESD TOLERANCE
70
Patent #:
Issue Dt:
07/03/2007
Application #:
10707373
Filing Dt:
12/09/2003
Publication #:
Pub Dt:
06/23/2005
Title:
SCAN CHAIN DIAGNOSTICS USING LOGIC PATHS
71
Patent #:
NONE
Issue Dt:
Application #:
10707388
Filing Dt:
12/10/2003
Publication #:
Pub Dt:
06/16/2005
Title:
SILICIDE RESISTOR IN BEOL LAYER OF SEMICONDUCTOR DEVICE AND METHOD
72
Patent #:
NONE
Issue Dt:
Application #:
10707449
Filing Dt:
12/15/2003
Publication #:
Pub Dt:
06/17/2004
Title:
METHOD AND STRUCTURE FOR FORMING PRECISION MIM FUSIBLE CIRCUIT ELEMENTS USING FUSES AND ANTIFUSES
73
Patent #:
Issue Dt:
06/24/2008
Application #:
10707479
Filing Dt:
12/17/2003
Publication #:
Pub Dt:
10/21/2004
Title:
SYSTEM FOR IMPROVING POWER DISTRIBUTION CURRENT MEASUREMENT ON PRINTED CIRCUIT BOARDS
74
Patent #:
Issue Dt:
07/24/2007
Application #:
10707690
Filing Dt:
01/05/2004
Publication #:
Pub Dt:
07/07/2005
Title:
STRUCTURES AND METHODS FOR MAKING STRAINED MOSFETS
75
Patent #:
Issue Dt:
08/29/2006
Application #:
10707713
Filing Dt:
01/06/2004
Publication #:
Pub Dt:
07/07/2005
Title:
EDGE SEAL FOR INTEGRATED CIRCUIT CHIPS
76
Patent #:
Issue Dt:
10/10/2006
Application #:
10707722
Filing Dt:
01/07/2004
Publication #:
Pub Dt:
07/14/2005
Title:
TUNABLE SEMICONDUCTOR DIODES
77
Patent #:
Issue Dt:
06/27/2006
Application #:
10707725
Filing Dt:
01/07/2004
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD OF MAKING FIELD EFFECT TRANSISTORS HAVING SELF-ALIGNED SOURCE AND DRAIN REGIONS USING INDEPENDENTLY CONTROLLED SPACER WIDTHS
78
Patent #:
Issue Dt:
07/18/2006
Application #:
10707746
Filing Dt:
01/08/2004
Publication #:
Pub Dt:
07/14/2005
Title:
Method for integrating thermistor
79
Patent #:
Issue Dt:
06/06/2006
Application #:
10707757
Filing Dt:
01/09/2004
Publication #:
Pub Dt:
07/14/2005
Title:
FET GATE STRUCTURE WITH METAL GATE ELECTRODE AND SILICIDE CONTACT
80
Patent #:
Issue Dt:
12/13/2005
Application #:
10707759
Filing Dt:
01/09/2004
Publication #:
Pub Dt:
07/14/2005
Title:
METHOD OF FORMING FET SILICIDE GATE STRUCTURES INCORPORATING INNER SPACERS
81
Patent #:
Issue Dt:
01/01/2008
Application #:
10707776
Filing Dt:
01/12/2004
Publication #:
Pub Dt:
07/14/2005
Title:
METHOD AND SYSTEM FOR CREATING, VIEWING, EDITING, AND SHARING OUTPUT FROM A DESIGN CHECKING SYSTEM
82
Patent #:
Issue Dt:
01/17/2006
Application #:
10707810
Filing Dt:
01/14/2004
Publication #:
Pub Dt:
07/14/2005
Title:
MULTILAYER CERAMIC SUBSTRATE WITH SINGLE VIA ANCHORED PAD AND METHOD OF FORMING
83
Patent #:
Issue Dt:
01/30/2007
Application #:
10707811
Filing Dt:
01/14/2004
Publication #:
Pub Dt:
07/14/2005
Title:
SACRIFICIAL INORGANIC POLYMER INTERMETAL DIELECTRIC DAMASCENE WIRE AND VIA LINER
84
Patent #:
Issue Dt:
04/10/2007
Application #:
10707840
Filing Dt:
01/16/2004
Publication #:
Pub Dt:
07/21/2005
Title:
PROTECTING SILICON GERMANIUM SIDEWALL WITH SILICON FOR STRAINED SILICON/SILICON GERMANIUM MOSFETS
85
Patent #:
Issue Dt:
06/03/2008
Application #:
10707841
Filing Dt:
01/16/2004
Publication #:
Pub Dt:
07/21/2005
Title:
METHOD AND STRUCTURE FOR CONTROLLING STRESS IN A TRANSISTOR CHANNEL
86
Patent #:
Issue Dt:
10/10/2006
Application #:
10707842
Filing Dt:
01/16/2004
Publication #:
Pub Dt:
07/21/2005
Title:
METHOD AND APPARATUS TO INCREASE STRAIN EFFECT IN A TRANSISTOR CHANNEL
87
Patent #:
Issue Dt:
11/29/2005
Application #:
10707863
Filing Dt:
01/19/2004
Publication #:
Pub Dt:
07/21/2005
Title:
HIGH TOLERANCE TCR BALANCED HIGH CURRENT RESISTOR FOR RF CMOS AND RF SIGE BICMOS APPLICATIONS AND CADENCED BASED HIERARCHICAL PARAMETERIZED CELL DESIGN KIT WITH TUNABLE TCR AND ESD RESISTOR BALLASTING FEATURE
88
Patent #:
Issue Dt:
11/25/2008
Application #:
10707864
Filing Dt:
01/19/2004
Publication #:
Pub Dt:
07/21/2005
Title:
ALIGNMENT MARK SYSTEM AND METHOD TO IMPROVE WAFER ALIGNMENT SEARCH RANGE
89
Patent #:
Issue Dt:
10/19/2004
Application #:
10707890
Filing Dt:
01/21/2004
Title:
INTEGRATION SCHEME FOR ENHANCING CAPACITANCE OF TRENCH CAPACITORS
90
Patent #:
Issue Dt:
12/13/2005
Application #:
10707891
Filing Dt:
01/21/2004
Publication #:
Pub Dt:
07/21/2005
Title:
LOW-VOLTAGE DIFFERENTIAL AMPLIFIER
91
Patent #:
Issue Dt:
04/24/2007
Application #:
10707896
Filing Dt:
01/22/2004
Publication #:
Pub Dt:
07/28/2005
Title:
Method of manufacturing high performance copper inductors with bond pads
92
Patent #:
Issue Dt:
11/21/2006
Application #:
10707897
Filing Dt:
01/22/2004
Publication #:
Pub Dt:
07/28/2005
Title:
SELECTIVE NITRIDATION OF GATE OXIDES
93
Patent #:
Issue Dt:
06/12/2007
Application #:
10707962
Filing Dt:
01/28/2004
Publication #:
Pub Dt:
07/28/2005
Title:
ALTERNATING PHASE SHIFT MASK DESIGN FOR HIGH PERFORMANCE CIRCUITRY
94
Patent #:
Issue Dt:
06/13/2006
Application #:
10707963
Filing Dt:
01/28/2004
Publication #:
Pub Dt:
07/28/2005
Title:
FUSE LATCH WITH COMPENSATED PROGRAMMABLE RESISTIVE TRIP POINT
95
Patent #:
Issue Dt:
05/29/2007
Application #:
10707964
Filing Dt:
01/28/2004
Publication #:
Pub Dt:
07/28/2005
Title:
METHOD AND STRUCTURE TO CREATE MULTIPLE DEVICE WIDTHS IN FINFET TECHNOLOGY IN BOTH BULK AND SOI
96
Patent #:
Issue Dt:
07/29/2008
Application #:
10707996
Filing Dt:
01/30/2004
Publication #:
Pub Dt:
08/04/2005
Title:
DEVICE AND METHODOLOGY FOR REDUCING EFFECTIVE DIELECTRIC CONSTANT IN SEMICONDUCTOR DEVICES
97
Patent #:
Issue Dt:
01/23/2007
Application #:
10708023
Filing Dt:
02/03/2004
Publication #:
Pub Dt:
08/04/2005
Title:
STRUCTURE AND METHOD FOR LOCAL RESISTOR ELEMENT IN INTEGRATED CIRCUIT TECHNOLOGY
98
Patent #:
Issue Dt:
07/22/2008
Application #:
10708039
Filing Dt:
02/04/2004
Publication #:
Pub Dt:
08/04/2005
Title:
IC DESIGN MODELING ALLOWING DIMENSION-DEPENDENT RULE CHECKING
99
Patent #:
Issue Dt:
03/20/2007
Application #:
10708184
Filing Dt:
02/13/2004
Publication #:
Pub Dt:
09/01/2005
Title:
A COMMAND MULTIPLIER FOR BUILT-IN-SELF-TEST
100
Patent #:
Issue Dt:
09/27/2005
Application #:
10708233
Filing Dt:
02/18/2004
Publication #:
Pub Dt:
08/18/2005
Title:
DYNAMIC THRESHOLD FOR VCO CALIBRATION
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/08/2024 11:41 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT