|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10983488
|
Filing Dt:
|
11/08/2004
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
ULTRA HIGH-SPEED SI/SIGE MODULATION-DOPED FIELD EFFECT TRANSISTORS ON ULTRA THIN SOI/SGOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10983563
|
Filing Dt:
|
11/08/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
METHOD FOR BONDING HEAT SINKS TO OVERMOLD MATERIAL AND RESULTING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10983819
|
Filing Dt:
|
11/08/2004
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
AUTOMATIC METHOD FOR ROUTING AND DESIGNING AN LSI
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10984055
|
Filing Dt:
|
11/09/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
MAGNETIC SHIFT REGISTER WITH SHIFTABLE MAGNETIC DOMAINS BETWEEN TWO REGIONS, AND METHOD OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
10984212
|
Filing Dt:
|
11/09/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
FORMATION OF SILICON-GERMANIUM-ON-INSULATOR (SGOI) BY AN INTEGRAL HIGH TEMPERATURE SIMOX-GE INTERDIFFUSION ANNEAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
10984439
|
Filing Dt:
|
11/09/2004
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
SACRIFICIAL METAL SPACER DAMASCENE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10984578
|
Filing Dt:
|
11/09/2004
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
HIGH-DENSITY FINFET INTEGRATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10985453
|
Filing Dt:
|
11/10/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
RANDOM ACCESS MEMORY WITH STABILITY ENHANCEMENT AND EARLY READ ELIMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
10985455
|
Filing Dt:
|
11/10/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVED ADHESION BETWEEN TWO POLYMER FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10986577
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR SUPERVISOR PARTITIONING OF CLIENT RESOURCES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10986595
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
Method, system, and apparatus for measurement and recording of blood chemistry and other physiological measurements
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10986665
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
SELF ORIENTING MICRO PLATES OF THERMALLY CONDUCTING MATERIAL AS COMPONENT IN THERMAL PASTE OR ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10986773
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR LOGIC VERIFICATION USING MIRROR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10987532
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
FINFET SRAM CELL USING LOW MOBILITY PLANE FOR CELL STABILITY AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10987749
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
FIELD EFFECT DEVICE WITH A CHANNEL WITH A SWITCHABLE CONDUCTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10987985
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT CHIP PACKAGES HAVING INTEGRATED MICROCHANNEL COOLING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
10988015
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
INTEGRATED THERMOELECTRIC COOLING DEVICES AND METHODS FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10988132
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
ANTIFUSE STRUCTURE HAVING AN INTEGRATED HEATING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10988137
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
FLUORINATED PHOTORESIST MATERIALS WITH IMPROVED ETCH RESISTANT PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10988215
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
COOLING DEVICE USING MULTIPLE FANS AND HEAT SINKS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
10988219
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SEMICONDUCTOR CHIP HEAT TRANSFER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
10988220
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
MIXED ELECTRICAL AND OPTICAL LGA INTERPOSER FOR FACILITATING CHIP TO BOARD COMMUNICATIONS BY DUAL SIGNAL TYPES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10988484
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
Methods for incorporating high k dielectric materials for enhanced SRAM operation and structures produced thereby
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10988733
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
NITROGEN-CONTAINING FIELD EFFECT TRANSISTOR GATE STACK CONTAINING A THRESHOLD VOLTAGE CONTROL LAYER FORMED VIA DEPOSITION OF A METAL OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
10989078
|
Filing Dt:
|
11/16/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
PNEUMATIC METHOD AND APPARATUS FOR NANO IMPRINT LITHOGRAPHY HAVING A CONFORMING MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10990252
|
Filing Dt:
|
11/16/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
DEVICE AND METHOD FOR FABRICATING DOUBLE-SIDED SOI WAFER SCALE PACKAGE WITH THROUGH VIA CONNECTIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10990300
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
Ultrathin buried insulators in Si or Si-containing material
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10990401
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SPIN-CURRENT SWITCHABLE MAGNETIC MEMORY ELEMENT AND METHOD OF FABRICATING THE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
10990778
|
Filing Dt:
|
11/16/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
APPLICATION OF A THERMALLY CONDUCTIVE THIN FILM TO A WAFER BACKSIDE PRIOR TO DICING TO PREVENT CHIPPING AND CRACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
10991582
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
CHEMICAL DOPING OF NANO-COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10992072
|
Filing Dt:
|
11/19/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
CUT-AND-PASTE IMPRINT LITHOGRAPHIC MOLD AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10992150
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
METHOD TO FORM SI-CONTAINING SOI AND UNDERLYING SUBSTRATE WITH DIFFERENT ORIENTATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
10992399
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
METHOD AND STRUCTURE FOR CREATING PRINTED CIRCUIT BOARDS WITH STEPPED THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10993244
|
Filing Dt:
|
11/19/2004
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
FULLY-DEPLETED-COLLECTOR SILICON-ON-INSULATOR (SOI) BIPOLAR TRANSISTOR USEFUL ALONE OR IN SOI BICMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
10993270
|
Filing Dt:
|
11/19/2004
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
PATTERNED SOI BY OXYGEN IMPLANTATION AND ANNEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
10993305
|
Filing Dt:
|
11/19/2004
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
OPTICAL ASSEMBLIES FOR TRANSMITTING AND MANIPULATING OPTICAL BEAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10993567
|
Filing Dt:
|
11/19/2004
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD FOR ESTIMATING STORAGE REQUIREMENTS FOR A MULTI-DIMENSIONAL CLUSTERING DATA CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10993941
|
Filing Dt:
|
11/19/2004
|
Title:
|
GLOBAL PLANARIZATION OF WAFER SCALE PACKAGE WITH PRECISION DIE THICKNESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
10994494
|
Filing Dt:
|
11/20/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
METHODS FOR FORMING CO-PLANAR WAFER-SCALE CHIP PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10994574
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
METHODS TO ACHIEVE PRECISION ALIGNMENT FOR WAFER SCALE PACKAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10994742
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
Timing bias compensation for a data receiver with decision-feedback equalizer
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10994944
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
METHOD FOR THE PREPARATION OF IV-VI SEMICONDUCTOR NANOPARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10995791
|
Filing Dt:
|
11/23/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
ADAPTIVE INTEGRATED CIRCUIT BASED ON TRANSISTOR CURRENT MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10996284
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
SRAM WITH DYNAMICALLY ASYMMETRIC CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10996292
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
TECHNIQES FOR SUPER FAST BUFFER INSERTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10996293
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
CLUSTERING TECHNIQUES FOR FASTER AND BETTER PLACEMENT OF VLSI CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10996311
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
HIGH PERFORMANCE REGISTER FILE WITH BOOTSTRAPPED STORAGE SUPPLY AND METHOD OF READING DATA THEREFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
10996312
|
Filing Dt:
|
11/23/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
ON-CHIP ELECTRICALLY ALTERABLE RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10997597
|
Filing Dt:
|
11/24/2004
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
SOI DEVICE WITH REDUCED JUNCTION CAPACITANCE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10998394
|
Filing Dt:
|
11/29/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
Method and system for performing in-situ cleaning of a deposition system
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10998840
|
Filing Dt:
|
11/30/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING MIXED RARE EARTH OXIDE FORMED ON SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
11001140
|
Filing Dt:
|
12/02/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
DISCONTINUOUS DIELECTRIC INTERFACE FOR BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11001913
|
Filing Dt:
|
12/02/2004
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
CMOS STRUCTURES INCLUDING AT LEAST ONE ALLOY SILICIDE METAL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11002525
|
Filing Dt:
|
12/02/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR VERIFICATION OF DIGITAL DESIGNS USING CASE-SPLITTING VIA CONSTRAINED INTERNAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11002559
|
Filing Dt:
|
12/02/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
METHOD TO GATE OFF PLLS IN A DEEP POWER SAVING STATE WITHOUT SEPARATE CLOCK DISTRIBUTION FOR POWER MANAGEMENT LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11002686
|
Filing Dt:
|
12/02/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
METHOD, APPARATUS, AND COMPUTER PROGRAM PRODUCT FOR ENHANCING A POWER DISTRIBUTION SYSTEM IN A CERAMIC INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11002704
|
Filing Dt:
|
12/03/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
Method and apparatus for forming a chemical gradient on a substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11003717
|
Filing Dt:
|
12/03/2004
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
METHOD OF FORMING LADDER-TYPE GATE STRUCTURE FOR FOUR-TERMINAL SOI SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
11003988
|
Filing Dt:
|
12/04/2004
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
METHOD OF ASSESSING POTENTIAL FOR CHARGING DAMAGE IN SOI DESIGNS AND STRUCTURES FOR ELIMINATING POTENTIAL FOR DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11004413
|
Filing Dt:
|
12/04/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR TRANSFERRING DATA TO AND FROM A MAGNETIC SHIFT REGISTER WITH A SHIFTABLE DATA COLUMN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11004791
|
Filing Dt:
|
12/03/2004
|
Title:
|
SILICON-ON-INSULATOR CHIP HAVING AN ISOLATION BARRIER FOR RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
11004845
|
Filing Dt:
|
12/07/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING REDUCED AMINE-BASED CONTAMINANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11004846
|
Filing Dt:
|
12/07/2004
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD OF MAKING AN ELECTRONIC FUSE WITH IMPROVED ESD TOLERANCE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11004876
|
Filing Dt:
|
12/07/2004
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
Dynamic release wafer grip and method of use
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11005659
|
Filing Dt:
|
12/07/2004
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
METHOD OF FORMING FET WITH T-SHAPED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11008791
|
Filing Dt:
|
12/09/2004
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
EXECUTING AN OVERALL QUANTITY OF DATA PROCESSING WITHIN AN OVERALL PROCESSING PERIOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11008800
|
Filing Dt:
|
12/09/2004
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT CHIP UTILIZING DIELECTRIC LAYER HAVING ORIENTED CYLINDRICAL VOIDS FORMED FROM CARBON NANOTUBES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11008812
|
Filing Dt:
|
12/09/2004
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR CHARACTERISTIC IMPEDANCE DISCONTINUITY REDUCTION IN HIGH-SPEED FLEXIBLE CIRCUIT APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11011245
|
Filing Dt:
|
12/14/2004
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METHOD FOR VERIFICATION USING REACHABILITY OVERAPPROXIMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11011246
|
Filing Dt:
|
12/14/2004
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METHOD FOR INCREMENTAL DESIGN REDUCTION VIA ITERATIVE OVERAPPROXIMATION AND RE-ENCODING STRATEGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11013728
|
Filing Dt:
|
12/16/2004
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
MULTI NODAL COMPUTER SYSTEM AND METHOD FOR HANDLING CHECK STOPS IN THE MULTI NODAL COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11013971
|
Filing Dt:
|
12/16/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
LOW REFRACTIVE INDEX POLYMERS AS UNDERLAYERS FOR SILICON-CONTAINING PHOTORESISTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11016219
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
USING ELECTRICALLY PROGRAMMABLE FUSES TO HIDE ARCHITECTURE, PREVENT REVERSE ENGINEERING, AND MAKE A DEVICE INOPERABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11016220
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
CHANGING CHIP FUNCTION BASED ON FUSE STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11021525
|
Filing Dt:
|
12/23/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
GENERATING TESTCASES BASED ON NUMBERS OF TESTCASES PREVIOUSLY GENERATED
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11023677
|
Filing Dt:
|
12/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR TESTING A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11028174
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
DIFFERENCE SIGNAL PATH TEST AND CHARACTERIZATION CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11028425
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
Metal-insulator-metal capacitor and method of fabrication
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11028798
|
Filing Dt:
|
01/04/2005
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIRECT REFERENCING OF TOP SURFACE OF WORKPIECE DURING IMPRINT LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11029797
|
Filing Dt:
|
01/05/2005
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
STRESSED FIELD EFFECT TRANSISTORS ON HYBRID ORIENTATION SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11029884
|
Filing Dt:
|
01/05/2005
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
METHOD FOR GENERATING DESIGN RULES FOR A LITHOGRAPHIC MASK DESIGN THAT INCLUDES LONG RANGE FLARE EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11029921
|
Filing Dt:
|
01/05/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
HIGH-QUALITY SGOI BY OXIDATION NEAR THE ALLOY MELTING TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11029969
|
Filing Dt:
|
01/05/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
MANUFACTURING METHODS FOR PRINTED CIRCUIT BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11030787
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
A METHOD OF FORMING A MAGNETIC-FIELD SENSOR HAVING MAGNETIC NANOPARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11031138
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
FLEXIBLE ROW REDUNDANCY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11031142
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHOD FOR FABRICATING LOW-DEFECT-DENSITY CHANGED ORIENTATION SI
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11031165
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
QUASI-HYDROPHOBIC SI-SI WAFER BONDING USING HYDROPHILIC SI SURFACES AND DISSOLUTION OF INTERFACIAL BONDING OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11031168
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
SELF-ALIGNED PROCESS FOR NANOTUBE/NANOWIRE FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11031418
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
POROUS ORGANOSILICATES WITH IMPROVED MECHANICAL PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
11031859
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
MEMBRANE PROBE WITH ANCHORED ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11032878
|
Filing Dt:
|
01/11/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
PROBABILISTIC CONGESTION PREDICTION WITH PARTIAL BLOCKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11034098
|
Filing Dt:
|
01/12/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHOD AND SYSTEM TO REDISTRIBUTE WHITE SPACE FOR MINIMIZING WIRE LENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11034420
|
Filing Dt:
|
01/11/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
IMPACT CHECKING TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11034479
|
Filing Dt:
|
01/13/2005
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
ULTRALOW DIELECTRIC CONSTANT LAYER WITH CONTROLLED BIAXIAL STRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11034480
|
Filing Dt:
|
01/13/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
MULTILAYER HARDMASK SCHEME FOR DAMAGE-FREE DUAL DAMASCENE PROCESSING OF SICOH DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11034597
|
Filing Dt:
|
01/13/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
TIC AS A THERMALLY STABLE P-METAL CARBIDE ON HIGH K SIO2 GATE STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
11034890
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH ENCASING CAP AND METHODS OF MAKING THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11035369
|
Filing Dt:
|
01/13/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
Method of forming HfSiN metal for n-FET applications
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11035392
|
Filing Dt:
|
01/12/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
Filling high aspect ratio isolation structures with polysilazane based material
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11036148
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
ELECTRONIC COMPONENT AND TAPE HEAD HAVING A CLOSURE
|
|