skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
05/04/2010
Application #:
11164193
Filing Dt:
11/14/2005
Publication #:
Pub Dt:
05/17/2007
Title:
METHOD TO INCREASE STRAIN ENHANCEMENT WITH SPACERLESS FET AND DUAL LINER PROCESS
2
Patent #:
Issue Dt:
07/31/2007
Application #:
11164214
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
05/17/2007
Title:
SCHOTTKY BARRIER DIODE AND METHOD OF FORMING A SCHOTTKY BARRIER DIODE
3
Patent #:
Issue Dt:
12/18/2007
Application #:
11164215
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
05/17/2007
Title:
QUASI SELF-ALIGNED SOURCE/DRAIN FINFET PROCESS
4
Patent #:
Issue Dt:
02/05/2008
Application #:
11164216
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
05/17/2007
Title:
CORNER DOMINATED TRIGATE FIELD EFFECT TRANSISTOR
5
Patent #:
Issue Dt:
05/27/2008
Application #:
11164217
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
05/17/2007
Title:
SEMICONDUCTOR OPTICAL SENSORS
6
Patent #:
Issue Dt:
10/09/2007
Application #:
11164223
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
05/17/2007
Title:
PROCESS FOR FORMING A REDUNDANT STRUCTURE
7
Patent #:
Issue Dt:
02/27/2007
Application #:
11164224
Filing Dt:
11/15/2005
Title:
METHOD AND STRUCTURE FOR ENHANCING BOTH NMOSFET AND PMOSFET PERFORMANCE WITH A STRESSED FILM
8
Patent #:
Issue Dt:
01/13/2009
Application #:
11164373
Filing Dt:
11/21/2005
Publication #:
Pub Dt:
05/24/2007
Title:
TRANSISTOR HAVING DIELECTRIC STRESSOR ELEMENTS AT DIFFERENT DEPTHS FROM A SEMICONDUCTOR SURFACE FOR APPLYING SHEAR STRESS
9
Patent #:
Issue Dt:
08/05/2008
Application #:
11164377
Filing Dt:
11/21/2005
Publication #:
Pub Dt:
05/24/2007
Title:
METHOD AND STRUCTURE FOR CHARGE DISSIPATION IN INTEGRATED CIRCUITS
10
Patent #:
Issue Dt:
02/02/2010
Application #:
11164378
Filing Dt:
11/21/2005
Publication #:
Pub Dt:
05/24/2007
Title:
STRUCTURE AND METHOD FOR MOSFET WITH REDUCED EXTENSION RESISTANCE
11
Patent #:
Issue Dt:
09/23/2008
Application #:
11164381
Filing Dt:
11/21/2005
Publication #:
Pub Dt:
05/24/2007
Title:
TRENCH MEMORY CELLS WITH BURIED ISOLATION COLLARS, AND METHODS OF FABRICATING SAME
12
Patent #:
Issue Dt:
07/12/2011
Application #:
11164417
Filing Dt:
11/22/2005
Publication #:
Pub Dt:
07/12/2007
Title:
METHOD AND APPARATUS FOR POST SILICIDE SPACER REMOVAL
13
Patent #:
NONE
Issue Dt:
Application #:
11164437
Filing Dt:
11/22/2005
Publication #:
Pub Dt:
05/24/2007
Title:
METHOD AND APPARATUS FOR PROVIDING UNIAXIAL LOAD DISTRIBUTION FOR LAMINATE LAYERS OF MULTILAYER CERAMIC CHIP CARRIERS
14
Patent #:
NONE
Issue Dt:
Application #:
11164511
Filing Dt:
11/28/2005
Publication #:
Pub Dt:
05/31/2007
Title:
METHODS TO FORM HETEROGENEOUS SILICIDES/GERMANIDES IN CMOS TECHNOLOGY
15
Patent #:
Issue Dt:
04/07/2009
Application #:
11164513
Filing Dt:
11/28/2005
Publication #:
Pub Dt:
05/31/2007
Title:
VERTICAL SOI TRENCH SONOS CELL
16
Patent #:
Issue Dt:
07/21/2009
Application #:
11164621
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
05/31/2007
Title:
FINFET STRUCTURE WITH MULTIPLY STRESSED GATE ELECTRODE
17
Patent #:
Issue Dt:
02/09/2010
Application #:
11164632
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
05/31/2007
Title:
TRANSISTOR WITH DIELECTRIC STRESSOR ELEMENT FULLY UNDERLYING THE ACTIVE SEMICONDUCTOR REGION
18
Patent #:
Issue Dt:
08/03/2010
Application #:
11164634
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
05/31/2007
Title:
PASSIVE COMPONENTS IN THE BACK END OF INTEGRATED CIRCUITS
19
Patent #:
Issue Dt:
04/20/2010
Application #:
11164640
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
05/31/2007
Title:
LASER FUSE STRUCTURES FOR HIGH POWER APPLICATIONS
20
Patent #:
Issue Dt:
10/19/2010
Application #:
11164651
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
05/31/2007
Title:
LOW-COST FEOL FOR ULTRA-LOW POWER, NEAR SUB-VTH DEVICE STRUCTURES
21
Patent #:
NONE
Issue Dt:
Application #:
11164656
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
05/31/2007
Title:
POWER-EFFICIENT CACHE MEMORY SYSTEM AND METHOD THEREFOR
22
Patent #:
Issue Dt:
01/18/2011
Application #:
11164684
Filing Dt:
12/01/2005
Publication #:
Pub Dt:
06/07/2007
Title:
COMBINED STEPPER AND DEPOSITION TOOL
23
Patent #:
Issue Dt:
10/27/2009
Application #:
11164765
Filing Dt:
12/05/2005
Publication #:
Pub Dt:
09/07/2006
Title:
SUSPENDED TRANSMISSION LINE STRUCTURES IN BACK END OF LINE PROCESSING
24
Patent #:
Issue Dt:
10/20/2009
Application #:
11164791
Filing Dt:
12/06/2005
Publication #:
Pub Dt:
10/12/2006
Title:
MULTILAYER CIRCUIT BOARD AND METHOD OF MANUFACTURING THE SAME
25
Patent #:
Issue Dt:
05/06/2008
Application #:
11164792
Filing Dt:
12/06/2005
Publication #:
Pub Dt:
06/07/2007
Title:
Y-SHAPED CARBON NANOTUBES AS AFM PROBE FOR ANALYZING SUBSTRATES WITH ANGLED TOPOGRAPHY
26
Patent #:
Issue Dt:
04/03/2007
Application #:
11167662
Filing Dt:
06/27/2005
Publication #:
Pub Dt:
10/27/2005
Title:
STRUCTURE FOR REPAIRING OR MODIFYING SURFACE CONNECTIONS ON CIRCUIT BOARDS
27
Patent #:
NONE
Issue Dt:
Application #:
11168559
Filing Dt:
06/29/2005
Publication #:
Pub Dt:
01/26/2006
Title:
Electroplated interconnection structures on integrated circuit chips
28
Patent #:
Issue Dt:
08/12/2008
Application #:
11168691
Filing Dt:
06/28/2005
Publication #:
Pub Dt:
12/28/2006
Title:
METHOD FOR POWER CONSUMPTION REDUCTION IN A LIMITED-SWITCH DYNAMIC LOGIC (LSDL) CIRCUIT
29
Patent #:
Issue Dt:
02/26/2008
Application #:
11168692
Filing Dt:
06/28/2005
Publication #:
Pub Dt:
12/28/2006
Title:
DUAL GATE TRANSISTOR KEEPER DYNAMIC LOGIC
30
Patent #:
Issue Dt:
01/15/2008
Application #:
11172473
Filing Dt:
06/30/2005
Publication #:
Pub Dt:
01/04/2007
Title:
NON-VOLATILE CONTENT ADDRESSABLE MEMORY USING PHASE-CHANGE-MATERIAL MEMORY ELEMENTS
31
Patent #:
Issue Dt:
02/27/2007
Application #:
11172707
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
11/24/2005
Title:
SHALLOW TRENCH ISOLATION STRUCTURE FOR STRAINED SI ON SIGE
32
Patent #:
NONE
Issue Dt:
Application #:
11172992
Filing Dt:
07/05/2005
Publication #:
Pub Dt:
12/08/2005
Title:
Tungsten encapsulated copper interconnections using electroplating
33
Patent #:
Issue Dt:
09/02/2008
Application #:
11173038
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
01/04/2007
Title:
ELIMINATING METAL-RICH SILICIDES USING AN AMORPHOUS NI ALLOY SILICIDE STRUCTURE
34
Patent #:
Issue Dt:
06/09/2009
Application #:
11174360
Filing Dt:
06/30/2005
Publication #:
Pub Dt:
01/04/2007
Title:
GILBERT MIXERS WITH IMPROVED ISOLATION AND METHODS THEREFOR
35
Patent #:
Issue Dt:
03/25/2008
Application #:
11174738
Filing Dt:
07/06/2005
Publication #:
Pub Dt:
12/01/2005
Title:
METHOD OF FORMING LATTICE-MATCHED STRUCTURE ON SILICON AND STRUCTURE FORMED THEREBY
36
Patent #:
Issue Dt:
11/27/2007
Application #:
11174985
Filing Dt:
07/05/2005
Publication #:
Pub Dt:
11/03/2005
Title:
DUAL DAMASCENE INTERCONNECT STRUCTURES HAVING DIFFERENT MATERIALS FOR LINE AND VIA CONDUCTORS
37
Patent #:
Issue Dt:
07/06/2010
Application #:
11175223
Filing Dt:
07/07/2005
Publication #:
Pub Dt:
11/03/2005
Title:
STRUCTURE AND METHOD TO IMPROVE CHANNEL MOBILITY BY GATE ELECTRODE STRESS MODIFICATION
38
Patent #:
Issue Dt:
08/09/2011
Application #:
11175582
Filing Dt:
07/06/2005
Publication #:
Pub Dt:
11/03/2005
Title:
METAL-OXIDE-SEMICONDUCTOR DEVICE STRUCTURES WITH TAILORED DOPANT DEPTH PROFILES
39
Patent #:
Issue Dt:
01/06/2009
Application #:
11175762
Filing Dt:
07/06/2005
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD OF MANUFACTURING A MULTI-WORKFUNCTION GATES FOR A CMOS CIRCUIT
40
Patent #:
Issue Dt:
09/07/2010
Application #:
11176173
Filing Dt:
07/07/2005
Publication #:
Pub Dt:
02/09/2006
Title:
FIELD-ENHANCED PROGRAMMABLE RESISTANCE MEMORY CELL
41
Patent #:
Issue Dt:
03/18/2008
Application #:
11176712
Filing Dt:
07/07/2005
Publication #:
Pub Dt:
11/24/2005
Title:
WIRING OPTIMIZATIONS FOR POWER
42
Patent #:
NONE
Issue Dt:
Application #:
11177119
Filing Dt:
07/08/2005
Publication #:
Pub Dt:
01/12/2006
Title:
Resistor with improved switchable resistance and non-volatile memory device
43
Patent #:
Issue Dt:
02/12/2008
Application #:
11177127
Filing Dt:
07/07/2005
Publication #:
Pub Dt:
01/11/2007
Title:
HARNESSING MACHINE LEARNING TO IMPROVE THE SUCCESS RATE OF STIMULI GENERATION
44
Patent #:
Issue Dt:
09/04/2007
Application #:
11180416
Filing Dt:
07/13/2005
Publication #:
Pub Dt:
02/08/2007
Title:
METHOD FOR ENABLING SCAN OF DEFECTIVE RAM PRIOR TO REPAIR
45
Patent #:
Issue Dt:
05/20/2008
Application #:
11180740
Filing Dt:
07/13/2005
Publication #:
Pub Dt:
01/12/2006
Title:
METHODS FOR PLACEMENT WHICH MAINTAIN OPTIMIZED BEHAVIOR, WHILE IMPROVING WIREABILITY POTENTIAL
46
Patent #:
NONE
Issue Dt:
Application #:
11180787
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
Process of making a lithographic structure using antireflective materials
47
Patent #:
Issue Dt:
02/05/2008
Application #:
11180788
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
ANTIREFLECTIVE COMPOSITION AND PROCESS OF MAKING A LITHOGRAPHIC STRUCTURE
48
Patent #:
Issue Dt:
08/26/2008
Application #:
11181053
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
11/10/2005
Title:
SYSTEM AND METHOD FOR DYNAMICALLY EXECUTING A FUNCTION IN A PROGRAMMABLE LOGIC ARRAY
49
Patent #:
Issue Dt:
10/07/2008
Application #:
11181442
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
METHOD FOR TESTING SUB-SYSTEMS OF A SYSTEM-ON-A-CHIP USING A CONFIGURABLE EXTERNAL SYSTEM-ON-A-CHIP
50
Patent #:
Issue Dt:
09/16/2008
Application #:
11181707
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
SET/RESET LATCH WITH MINIMUM SINGLE EVENT UPSET
51
Patent #:
Issue Dt:
06/03/2008
Application #:
11181954
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
HIGH-DENSITY LOGIC TECHNIQUES WITH REDUCED-STACK MULTI-GATE FIELD EFFECT TRANSISTORS
52
Patent #:
Issue Dt:
10/09/2007
Application #:
11182167
Filing Dt:
07/15/2005
Publication #:
Pub Dt:
11/10/2005
Title:
METHOD OF MAKING AN ELECTRONIC PACKAGE
53
Patent #:
Issue Dt:
05/15/2007
Application #:
11182381
Filing Dt:
07/15/2005
Publication #:
Pub Dt:
01/18/2007
Title:
EPITAXIAL IMPRINTING
54
Patent #:
Issue Dt:
05/27/2008
Application #:
11182445
Filing Dt:
07/15/2005
Publication #:
Pub Dt:
12/01/2005
Title:
FORMATION OF LOW RESISTANCE VIA CONTACTS IN INTERCONNECT STRUCTURES
55
Patent #:
Issue Dt:
10/30/2007
Application #:
11182558
Filing Dt:
07/15/2005
Publication #:
Pub Dt:
11/17/2005
Title:
OPTICAL DEVICES HAVING TRANSMISSION ENHANCED BY SURFACE PLASMON MODE RESONANCE, AND THEIR USE IN DATA RECORDING
56
Patent #:
Issue Dt:
07/29/2008
Application #:
11182681
Filing Dt:
07/16/2005
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD AND STRUCTURE TO PREVENT SILICIDE STRAPPING OF SOURCE/DRAIN TO BODY IN SEMICONDUCTOR DEVICES WITH SOURCE/DRAIN STRESSOR
57
Patent #:
Issue Dt:
10/28/2008
Application #:
11182682
Filing Dt:
07/16/2005
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD TO ENGINEER ETCH PROFILES IN SI SUBSTRATE FOR ADVANCED SEMICONDUCTOR DEVICES
58
Patent #:
Issue Dt:
06/03/2008
Application #:
11183647
Filing Dt:
07/18/2005
Publication #:
Pub Dt:
01/18/2007
Title:
METHOD AND STRUCTURE FOR REDUCTION OF SOFT ERROR RATES IN INTEGRATED CIRCUITS
59
Patent #:
Issue Dt:
12/23/2008
Application #:
11183773
Filing Dt:
07/19/2005
Publication #:
Pub Dt:
12/01/2005
Title:
REDUCED ELECTROMIGRATION AND STRESSED INDUCED MIGRATION OF COPPER WIRES BY SURFACE COATING
60
Patent #:
Issue Dt:
03/11/2008
Application #:
11184244
Filing Dt:
07/19/2005
Publication #:
Pub Dt:
01/25/2007
Title:
POWER GATING SCHEMES IN SOI CIRCUITS IN HYBRID SOI-EPITAXIAL CMOS STRUCTURES
61
Patent #:
Issue Dt:
04/08/2008
Application #:
11184702
Filing Dt:
07/19/2005
Publication #:
Pub Dt:
11/17/2005
Title:
DISCRETE NANO-TEXTURED STRUCTURES IN BIOMOLECULAR ARRAYS, AND METHOD OF USE
62
Patent #:
NONE
Issue Dt:
Application #:
11185646
Filing Dt:
07/20/2005
Publication #:
Pub Dt:
01/25/2007
Title:
SEA-OF-FINS STRUCTURE ON A SEMICONDUCTOR SUBSTRATE AND METHOD OF FABRICATION
63
Patent #:
Issue Dt:
04/14/2009
Application #:
11186748
Filing Dt:
07/21/2005
Publication #:
Pub Dt:
12/08/2005
Title:
INTEGRATED CIRCUIT HAVING PAIRS OF PARALLEL COMPLEMENTARY FINFETS
64
Patent #:
Issue Dt:
03/09/2010
Application #:
11190360
Filing Dt:
07/27/2005
Publication #:
Pub Dt:
08/23/2007
Title:
MATERIALS CONTAINING VOIDS WITH VOID SIZE CONTROLLED ON THE NANOMETER SCALE
65
Patent #:
Issue Dt:
12/02/2008
Application #:
11190644
Filing Dt:
07/27/2005
Publication #:
Pub Dt:
02/01/2007
Title:
METHOD OF FORMING LOW-K INTERLEVEL DIELECTRIC LAYERS AND STRUCTURES
66
Patent #:
Issue Dt:
08/11/2009
Application #:
11191426
Filing Dt:
07/27/2005
Publication #:
Pub Dt:
12/01/2005
Title:
COMPLEMENTARY TRANSISTORS HAVING DIFFERENT SOURCE AND DRAIN EXTENSION SPACING CONTROLLED BY DIFFERENT SPACER SIZES
67
Patent #:
Issue Dt:
12/22/2009
Application #:
11193660
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/01/2007
Title:
METHOD AND STRUCTURE FOR FORMING SLOT VIA BITLINE FOR MRAM DEVICES
68
Patent #:
Issue Dt:
02/26/2008
Application #:
11193711
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/01/2007
Title:
METHODOLOGY FOR LAYOUT-BASED MODULATION AND OPTIMIZATION OF NITRIDE LINER STRESS EFFECT IN COMPACT MODELS
69
Patent #:
Issue Dt:
10/13/2009
Application #:
11193868
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/01/2007
Title:
METHODS AND APPARATUS FOR CLOCK SYNCHRONIZATION AND DATA RECOVERY IN A RECEIVER
70
Patent #:
Issue Dt:
12/02/2008
Application #:
11193878
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/01/2007
Title:
WRITE OPERATIONS FOR PHASE-CHANGE-MATERIAL MEMORY
71
Patent #:
Issue Dt:
10/28/2008
Application #:
11194790
Filing Dt:
08/01/2005
Publication #:
Pub Dt:
01/04/2007
Title:
ELECTRICAL CONNECTING DEVICE AND METHOD OF FORMING SAME
72
Patent #:
Issue Dt:
04/29/2008
Application #:
11195426
Filing Dt:
08/02/2005
Publication #:
Pub Dt:
02/08/2007
Title:
METHOD AND APPARATUS FOR THREE-DIMENSIONAL MEASUREMENTS
73
Patent #:
Issue Dt:
10/21/2008
Application #:
11195566
Filing Dt:
08/02/2005
Publication #:
Pub Dt:
06/22/2006
Title:
LOW REFRACTIVE INDEX POLYMERS AS UNDERLAYERS FOR SILICON-CONTAINING PHOTORESISTS
74
Patent #:
Issue Dt:
09/25/2007
Application #:
11195994
Filing Dt:
08/02/2005
Publication #:
Pub Dt:
02/08/2007
Title:
FORMATION OF FULLY SILICIDED (FUSI) GATE USING A DUAL SILICIDE PROCESS
75
Patent #:
Issue Dt:
08/05/2008
Application #:
11198466
Filing Dt:
08/05/2005
Publication #:
Pub Dt:
02/08/2007
Title:
AUTOMATED MIGRATION OF ANALOG AND MIXED-SIGNAL VLSI DESIGN
76
Patent #:
Issue Dt:
05/06/2008
Application #:
11200271
Filing Dt:
08/09/2005
Publication #:
Pub Dt:
04/20/2006
Title:
PLANAR SUBSTRATE DEVICES INTEGRATED WITH FINFETS AND METHOD OF MANUFACTURE
77
Patent #:
NONE
Issue Dt:
Application #:
11200958
Filing Dt:
08/10/2005
Publication #:
Pub Dt:
12/22/2005
Title:
Isolation structures for imposing stress patterns
78
Patent #:
NONE
Issue Dt:
Application #:
11201163
Filing Dt:
08/11/2005
Publication #:
Pub Dt:
12/22/2005
Title:
Structure and method to improve channel mobility by gate electrode stress modification
79
Patent #:
Issue Dt:
02/12/2008
Application #:
11203944
Filing Dt:
08/15/2005
Publication #:
Pub Dt:
02/16/2006
Title:
WIRING STRUCTURE FOR INTEGRATED CIRCUIT WITH REDUCED INTRALEVEL CAPACITANCE
80
Patent #:
Issue Dt:
10/16/2007
Application #:
11203952
Filing Dt:
08/15/2005
Publication #:
Pub Dt:
02/23/2006
Title:
TEMPERATURE STABLE METAL NITRIDE GATE ELECTRODE
81
Patent #:
NONE
Issue Dt:
Application #:
11204412
Filing Dt:
08/16/2005
Publication #:
Pub Dt:
02/22/2007
Title:
Voltage controlled oscillator using dual gated asymmetrical FET devices
82
Patent #:
Issue Dt:
04/04/2006
Application #:
11205565
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/23/2006
Title:
LOW POWER MANAGER FOR STANDBY OPERATION OF A MEMORY SYSTEM
83
Patent #:
Issue Dt:
09/02/2008
Application #:
11205713
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/22/2007
Title:
METHOD AND APPARATUS FOR PROVIDING ERROR CORRECTION CAPABILITY TO LONGITUDINAL POSITION DATA
84
Patent #:
Issue Dt:
02/12/2008
Application #:
11205719
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
01/19/2006
Title:
METAL-INSULATOR-METAL CAPACITOR AND METHOD OF FABRICATING SAME
85
Patent #:
Issue Dt:
02/13/2007
Application #:
11205972
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/22/2007
Title:
SYSTEM AND METHODS FOR QUANTITATIVELY EVALUATING COMPLEXITY OF COMPUTING SYSTEM CONFIGURATION
86
Patent #:
Issue Dt:
10/21/2008
Application #:
11206326
Filing Dt:
08/18/2005
Publication #:
Pub Dt:
02/22/2007
Title:
FOCUS BLUR MEASUREMENT AND CONTROL METHOD
87
Patent #:
Issue Dt:
03/17/2009
Application #:
11207068
Filing Dt:
08/18/2005
Publication #:
Pub Dt:
02/22/2007
Title:
APPARATUS AND METHODS FOR PREDICTING AND/OR CALIBRATING MEMORY YIELDS
88
Patent #:
NONE
Issue Dt:
Application #:
11207216
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
02/22/2007
Title:
Dual trench isolation for CMOS with hybrid orientations
89
Patent #:
Issue Dt:
07/22/2008
Application #:
11207218
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
02/22/2007
Title:
ADOPTING FEATURE OF BURIED ELECTRICALLY CONDUCTIVE LAYER IN DIELECTRICS FOR ELECTRICAL ANTI-FUSE APPLICATION
90
Patent #:
Issue Dt:
04/15/2008
Application #:
11208359
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
02/09/2006
Title:
RELAXED, LOW-DEFECT SGOI FOR STRAINED SI CMOS APPLICATIONS
91
Patent #:
NONE
Issue Dt:
Application #:
11208360
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
12/29/2005
Title:
METHOD OF FABRICATING SHALLOW TRENCH ISOLATION BY ULTRA-THIN SIMOX PROCESSING
92
Patent #:
Issue Dt:
12/04/2007
Application #:
11208982
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
12/22/2005
Title:
METHOD FOR PRODUCING Z-AXIS INTERCONNECTION ASSEMBLY OF PRINTED WIRING BOARD ELEMENTS
93
Patent #:
Issue Dt:
12/30/2008
Application #:
11208985
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/22/2007
Title:
HIGH PERFORMANCE MOSFET COMPRISING A STRESSED GATE METAL SILICIDE LAYER AND METHOD OF FABRICATING THE SAME
94
Patent #:
Issue Dt:
01/24/2006
Application #:
11209156
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
12/15/2005
Title:
TRANSFER MOLDING OF INTEGRATED CIRCUIT PACKAGES
95
Patent #:
Issue Dt:
07/01/2008
Application #:
11209408
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
10/19/2006
Title:
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-MOBILITY FIELD-EFFECT TRANSISTOR
96
Patent #:
NONE
Issue Dt:
Application #:
11211116
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
03/01/2007
Title:
Alpha particle shields in chip packaging
97
Patent #:
Issue Dt:
09/02/2008
Application #:
11211813
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
03/01/2007
Title:
PROGRAMMABLE RANDOM LOGIC ARRAYS USING PN ISOLATION
98
Patent #:
Issue Dt:
04/01/2008
Application #:
11211956
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
03/01/2007
Title:
SEMICONDUCTOR STRUCTURES INTEGRATING DAMASCENE-BODY FINFET'S AND PLANAR DEVICES ON A COMMON SUBSTRATE AND METHODS FOR FORMING SUCH SEMICONDUCTOR STRUCTURES
99
Patent #:
Issue Dt:
06/09/2009
Application #:
11212187
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
03/01/2007
Title:
MOBILITY ENHANCEMENT IN SIGE HETEROJUNCTION BIPOLAR TRANSISTORS
100
Patent #:
Issue Dt:
07/14/2009
Application #:
11212208
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
03/01/2007
Title:
APPARATUS, SYSTEM, AND METHOD FOR MANDATORY END TO END INTEGRITY CHECKING IN A STORAGE SYSTEM
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 04:39 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT