|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11213231
|
Filing Dt:
|
08/26/2005
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
METHOD OF FABRICATING A FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11214161
|
Filing Dt:
|
08/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
CLOCK AND DATA RECOVERY SYSTEM AND METHOD FOR CLOCK AND DATA RECOVERY BASED ON A FORWARD ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11214211
|
Filing Dt:
|
08/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METALLIC CONTACTS, GATES AND DIFFUSION BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
11216101
|
Filing Dt:
|
09/01/2005
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR OPTICAL FILM MEASUREMENTS IN A CONTROLLED ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11216198
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
INTERCONNECT STRUCTURE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11216395
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SEMICONDUCTOR SOI STRUCTURES WITH BODY CONTACTS ELECTRICALLY CONNECTED WITH THE SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
11216862
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
FORMATION OF CAPACITOR HAVING A FIN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11216952
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
PHASE LOCKED LOOP APPARATUS WITH ADJUSTABLE PHASE SHIFT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11218198
|
Filing Dt:
|
09/01/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAKING COPLANAR DIELECTRICALLY-ISOLATED REGIONS OF DIFFERENT SEMICONDUCTOR MATERIALS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11218397
|
Filing Dt:
|
09/02/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
TEST STRUCTURE OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11219095
|
Filing Dt:
|
09/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PROCESSES AND MATERIALS FOR STEP AND FLASH IMPRINT LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11219218
|
Filing Dt:
|
09/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
STABILIZATION OF VINYL ETHER MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11220324
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
METHOD FOR FABRICATING ELECTRICAL CONTACT BUTTONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11220433
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
DESIGN OF BEOL PATTERNS TO REDUCE THE STRESSES ON STRUCTURES BELOW CHIP BONDPADS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11220825
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
Method and apparatus for chip cooling using a liquid metal thermal interface
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11220878
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEPLOYING A LIQUID METAL THERMAL INTERFACE FOR CHIP COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11221118
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
METHOD OF FORMING A DUAL GATED FINFET GAIN CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11221177
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
METHOD FOR INTERLAYER AND YIELD BASED OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11221484
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
TUNNEL BARRIERS BASED ON ALKALINE EARTH OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11221624
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
TUNNEL BARRIERS BASED ON RARE EARTH ELEMENT OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
11225600
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
ANALOG UNIDIRECTIONAL SERIAL LINK ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11225652
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
INTERNALLY ASYMMETRIC METHODS AND CIRCUITS FOR EVALUATING STATIC MEMORY CELL DYNAMIC STABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11225654
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
SEMICONDUCTOR FINFET STRUCTURES WITH ENCAPSULATED GATE ELECTRODES AND METHODS FOR FORMING SUCH SEMICONDUCTOR FINFET STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11225672
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PERFORMING TARGET ENLARGEMENT IN THE PRESENCE OF CONSTRAINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11225689
|
Filing Dt:
|
09/12/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHOD FOR THE CREATION OF A HYBRID CYCLE SIMULATION MODEL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11226534
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
CIRCUITS AND METHODS FOR IMPLEMENTING TRANSFORMER-COUPLED AMPLIFIERS AT MILLIMETER WAVE FREQUENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11226726
|
Filing Dt:
|
09/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
MANDREL/TRIM ALIGNMENT IN SIT PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11226969
|
Filing Dt:
|
09/15/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM PRODUCT FOR SELECTIVELY REMOVING INSTRUMENTATION LOGIC FROM A SIMULATION MODEL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11230841
|
Filing Dt:
|
09/20/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
Stacked via-stud with improved reliability in copper metallurgy
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
11230898
|
Filing Dt:
|
09/20/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
LOW-VOLTAGE DIFFERENTIAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11231919
|
Filing Dt:
|
09/21/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR PACKAGING ANTENNAS WITH INTEGRATED CIRCUIT CHIPS FOR MILLIMETER WAVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11232675
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
RECEIVER CIRCUIT FOR ON CHIP TIMING ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11232764
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PERFORMING HEURISTIC CONSTRAINT SIMPLIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11232765
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHOD AND APPARATUS TO PROVIDE ALTERNATIVE STIMULUS TO SIGNALS INTERNAL TO A MODEL ACTIVELY RUNNING ON A LOGIC SIMULATION HARDWARE EMULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11233423
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR MANAGING CLOCK SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11234560
|
Filing Dt:
|
09/23/2005
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
VALIDATION OF ELECTRICAL PERFORMANCE OF AN ELECTRONIC PACKAGE PRIOR TO FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11236451
|
Filing Dt:
|
09/27/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
USING CONSTRAINTS IN DESIGN VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11239495
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
PROGRAMMABLE NON-VOLATILE RESISTANCE SWITCHING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11239507
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
LOW ACTIVATION ENERGY DISSOLUTION MODIFICATION AGENTS FOR PHOTORESIST APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11239600
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR COMPOSITE BEHAVIORAL MODELING FOR MULTIPLE-SOURCED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11240833
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
SERVO SYSTEM FOR A TWO-DIMENSIONAL MICRO-ELECTROMECHANICAL SYSTEM (MEMS)-BASED SCANNER AND METHOD THEREFOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11242221
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
Silicon chip carrier with conductive through-vias and method for fabricating same
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11242719
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
BACKSIDE UNLAYERING OF MOSFET DEVICES FOR ELECTRICAL AND PHYSICAL CHARACTERIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11242723
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
RENESTING INTERACTION MAP INTO DESIGN FOR EFFICIENT LONG RANGE CALCULATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11242864
|
Filing Dt:
|
10/05/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
DEVICE FOR PROBE CARD POWER BUS VOLTAGE DROP REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11243595
|
Filing Dt:
|
10/05/2005
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
TEST STRUCTURE OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11243882
|
Filing Dt:
|
10/04/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
REWORK PROCESS FOR REMOVING RESIDUAL UV ADHESIVE FROM C4 WAFER SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11244291
|
Filing Dt:
|
10/06/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
HIGH MOBILITY CMOS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11244361
|
Filing Dt:
|
10/05/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
LOCATING A DEVICE IN A GIVEN STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11245300
|
Filing Dt:
|
10/06/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM PRODUCT FOR PROVIDING A CONFIGURATION SPECIFICATION LANGUAGE SUPPORTING ERROR CHECKING DIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11245308
|
Filing Dt:
|
10/06/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR USING EFUSES TO STORE PLL CONFIGURATION DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11245490
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
PLATING APPARATUS AND PLATING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11245540
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
PLATING SEED LAYER INCLUDING AN OXYGEN/NITROGEN TRANSITION REGION FOR BARRIER ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11245865
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
DETERMINING ROOT CAUSE OF MATCHING PROBLEM AND/OR FLEET MEASUREMENT PRECISION PROBLEM FOR MEASUREMENT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11246298
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
BETA CONTROL USING A RAPID THERMAL OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11246830
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
METHODS FOR FABRICATING A SEMICONDUCTOR STRUCTURE USING A MANDREL AND SEMICONDUCTOR STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11247818
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
EXPOSED PORE SEALING POST PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11248719
|
Filing Dt:
|
10/12/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
CONTROL OF LINER THICKNESS FOR IMPROVING THERMAL CYCLE RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11249911
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING HEAT TRANSFER WITH ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11250019
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
ROW CIRCUIT RING OSCILLATOR METHOD FOR EVALUATING MEMORY CELL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11250043
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD AND MESH REFERENCE STRUCTURES FOR IMPLEMENTING Z-AXIS CROSS-TALK REDUCTION THROUGH COPPER SPUTTERING ONTO MESH REFERENCE PLANES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11250066
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
SELF-MODULATION IN A MODEL-BASED AUTOMATED MANAGEMENT FRAMEWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11251745
|
Filing Dt:
|
10/17/2005
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
VENTS WITH SIGNAL IMAGE FOR SIGNAL RETURN PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11252384
|
Filing Dt:
|
10/17/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD OF FABRICATING A MAGNETIC SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11254044
|
Filing Dt:
|
10/19/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAKING COPLANAR ISOLATED REGIONS OF DIFFERENT SEMICONDUCTOR MATERIALS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11254929
|
Filing Dt:
|
10/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
METHOD FOR FORMING SELF-ALIGNED DUAL SALICIDE IN CMOS TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
11254934
|
Filing Dt:
|
10/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
METHOD FOR FORMING SELF-ALIGNED DUAL SALICIDE IN CMOS TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
11255707
|
Filing Dt:
|
10/21/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
CLOCK SIGNAL DISTRIBUTION UTILIZING DIFFERENTIAL SINUSOIDAL SIGNAL PAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11256025
|
Filing Dt:
|
10/21/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
SHAPES-BASED MIGRATION OF ALUMINUM DESIGNS TO COPPER DAMASCENE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11257904
|
Filing Dt:
|
10/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR INTEGRALLY PACKAGING OPTOELECTRONIC DEVICES, IC CHIPS AND OPTICAL TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11259297
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHODS FOR FORMING GERMANIUM-ON-INSULATOR SEMICONDUCTOR STRUCTURES USING A POROUS LAYER AND SEMICONDUCTOR STRUCTURES FORMED BY THESE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11259315
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
IMPORTATION OF VIRTUAL SIGNALS INTO ELECTRONIC TEST EQUIPMENT TO FACILITATE TESTING OF AN ELECTRONIC COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11259483
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
STRUCTURE AND METHOD TO FABRICATE FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11259644
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
LOW THRESHOLD VOLTAGE SEMICONDUCTOR DEVICE WITH DUAL THRESHOLD VOLTAGE CONTROL MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11259654
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHOD FOR TUNING EPITAXIAL GROWTH BY INTERFACIAL DOPING AND STRUCTURE INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11260285
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
COMMUNICATIONS CHANNEL INTERPOSER, METHOD AND PROGRAM PRODUCT FOR VERIFYING INTEGRITY OF UNTRUSTED SUBSYSTEM RESPONSES TO A REQUEST
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11260375
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR SHIELDING A WAFER FROM CHARGED PARTICLES DURING PLASMA ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11262101
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
IMPEDANCE CALIBRATION FOR SOURCE SERIES TERMINATED SERIAL LINK TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11262134
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
NON-ORIENTED WIRE IN ELASTOMER ELECTRICAL CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11263024
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
FLIP FERAM CELL AND METHOD TO FORM SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11263138
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
SELF SERIES TERMINATED SERIAL LINK TRANSMITTER HAVING SEGMENTATION FOR AMPLITUDE, PRE-EMPHASIS, AND SLEW RATE CONTROL AND VOLTAGE REGULATION FOR AMPLITUDE ACCURACY AND HIGH VOLTAGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11263189
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR ADAPTIVE ASYNCHRONOUS EQUALIZATION USING LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11263261
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
LOW RESISTANCE CONTACT SEMICONDUCTOR DEVICE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11263430
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
SILICON-CONTAINING COMPOSITIONS FOR SPIN-ON ARC/HARDMASK MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11264446
|
Filing Dt:
|
11/01/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
MULTIPLE DIELECTRIC FINFET STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11264968
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
TECHNIQUES FOR DISTRIBUTING POWER IN ELECTRONIC CIRCUITS AND COMPUTER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11265464
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
STRUCTURE AND METHOD FOR DUAL-GATE FET WITH SOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11265822
|
Filing Dt:
|
11/03/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD FOR RESTORING TRANSVERSE MAGNETIC WAVE CONTRAST IN LITHOGRAPHIC PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11266456
|
Filing Dt:
|
11/03/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ACCESSIBLE CHIP STACK AND PROCESS OF MANUFACTURING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11266741
|
Filing Dt:
|
11/03/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD FOR FABRICATING AND BEOL INTERCONNECT STRUCTURES WITH SIMULTANEOUS FORMATION OF HIGH-K AND LOW-K DIELECTRIC REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11266855
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
METHOD FOR AVOIDING OXIDE UNDERCUT DURING PRE-SILICIDE CLEAN FOR THIN SPACER FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11267882
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
METHOD OF MAKING A FINFET HAVING SUPPRESSED PARASITIC DEVICE CHARACTERISTICS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11268096
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
Use of thin SOI to inhibit relaxation of SiGe layers
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11268106
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
LOW K AND ULTRA LOW K SICOH DIELECTRIC FILMS AND METHODS TO FORM THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11268132
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
METHODS OF FORMING FIELD EFFECT TRANSISTORS USING DISPOSABLE ALUMINUM OXIDE SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11268236
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
ENHANCED SAMPLING METHODOLOGY FOR SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11270708
|
Filing Dt:
|
11/09/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
METHOD OF FORMING AN INTEGRATED CIRCUIT STRUCTURE ON A HYBRID CRYSTAL ORIENTED SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11271032
|
Filing Dt:
|
11/10/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
PROCESS OPTIONS OF FORMING SILICIDED METAL GATES FOR ADVANCED CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11272884
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DATA PROCESSING IN DIGITAL SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11275010
|
Filing Dt:
|
12/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
MEMORY DEVICES USING CARBON NANOTUBE (CNT) TECHNOLOGIES
|
|