|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11336727
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
INTRODUCTION OF METAL IMPURITY TO CHANGE WORKFUNCTION OF CONDUCTIVE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11337045
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
BOUNDARY SCAN APPARATUS AND INTERCONNECT TEST METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11337411
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
TECHNIQUES FOR PATTERNING FEATURES IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11338025
|
Filing Dt:
|
01/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHOD, SYSTEM AND COMPUTER PROGRAM FOR OPERATIONAL-RISK MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11338402
|
Filing Dt:
|
01/24/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
MICROELECTRONIC DEVICE WITH MIXED DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11340477
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR ENHANCED VERIFICATION BY CLOSELY COUPLING A STRUCTURAL OVERAPPROXIMATION ALGORITHM AND A STRUCTURAL SATISFIABILITY SOLVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11340534
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PERFORMING UTILIZATION OF TRACES FOR INCREMENTAL REFINEMENT IN COUPLING A STRUCTURAL OVERAPPROXIMATION ALGORITHM AND A SATISFIABILITY SOLVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11340737
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES FOR LATCH-UP SUPPRESSION AND METHODS OF FORMING SUCH SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11340752
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHODS AND SEMICONDUCTOR STRUCTURES FOR LATCH-UP SUPPRESSION USING A CONDUCTIVE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11340934
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR PACKAGING INTEGRATED CIRCUIT CHIPS WITH ANTENNAS FORMED FROM PACKAGE LEAD WIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11343565
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PREDICTING THE PERFORMANCE BENEFITS OF MAPPING SUBSETS OF APPLICATION DATA TO MULTIPLE PAGE SIZES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11344928
|
Filing Dt:
|
02/01/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
GENERATING RULES FOR NETS THAT CROSS PACKAGE BOUNDARIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11345109
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
Data-dependent jitter pre-emphasis for high-speed serial link transmitters
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11345159
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
RECEIVER AND INTEGRATED AM-FM/IQ DEMODULATORS FOR GIGABIT-RATE DATA DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11345812
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHODS FOR FORMING IMPROVED SELF-ASSEMBLED PATTERNS OF BLOCK COPOLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11345847
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM PRODUCT FOR SPECIFYING A CONFIGURATION FOR A DIGITAL SYSTEM UTILIZING DIAL BIASING WEIGHTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11345883
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD OF OPTIMIZING SERVO CONTROLLER POWER IN TWO-DIMENSIONAL FLEXURE MEMS STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11345955
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METHOD FOR PRODUCING FIELD EFFECT DEVICE THAT INCLUDES EPITAXIALLY GROWING SIGE SOURCE/DRAIN REGIONS LATERALLY FROM A SILICON BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11346662
|
Filing Dt:
|
02/03/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
SELECTIVE INCORPORATION OF CHARGE FOR TRANSISTOR CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11347413
|
Filing Dt:
|
02/03/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
HIGH-VOLTAGE SILICON-ON-INSULATOR TRANSISTORS AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11348907
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
TRADING PROPENSITY-BASED CLUSTERING OF CIRCUIT ELEMENTS IN A CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11348970
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
HEURISTIC CLUSTERING OF CIRCUIT ELEMENTS IN A CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11349233
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
DOPED NITRIDE FILM, DOPED OXIDE FILM AND OTHER DOPED FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11350247
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
METHOD FOR SERVICING STORAGE DEVICES IN A BLADED STORAGE SUBSYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11351184
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
DOUBLE SILICON-ON-INSULATOR (SOI) METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET) STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11351236
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
TESTCASE GENERATION VIA A POOL OF PARAMETER FILES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11351578
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
APPARATUS FOR CHARACTERIZATION OF PHOTORESIST RESOLUTION, AND METHOD OF USE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11351821
|
Filing Dt:
|
02/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
System and method for identification of MicroRNA target sites and corresponding targeting MicroRNA sequences
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11351951
|
Filing Dt:
|
02/10/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
System and method for identification of MicroRNA precursor sequences and corresponding mature MicroRNA sequences from genomic sequences
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11352152
|
Filing Dt:
|
02/10/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
Ribonucleic acid interference molecules
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11353419
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
NONVOLATILE MEMORY CELL COMPRISING A CHALCOGENIDE AND A TRANSITION METAL OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11353493
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
MEMORY ELEMENTS AND METHODS OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11353516
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
PROGRAMMABLE CAPACITORS AND METHODS OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11354425
|
Filing Dt:
|
02/15/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
INFLUENCE-BASED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11355342
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
CHARGE-BASED CIRCUIT ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11355713
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
FABRICATING SUBSTRATES HAVING LOW INDUCTANCE VIA ARRANGEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11355726
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
STRUCTURE FOR COUPLING PROBES OF PROBE DEVICE TO CORRESPONDING ELECTRICAL CONTACTS ON PRODUCT SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11355799
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
OPTO-THERMAL MASK INCLUDING ALIGNED THERMAL DISSIPATIVE LAYER, REFLECTIVE LAYER AND TRANSPARENT CAPPING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11356027
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
PROCESS OF MAKING A SEMICONDUCTOR DEVICE USING MULTIPLE ANTIREFLECTIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11356627
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR READ/WRITE CONTROL AND BIT SELECTION WITH FALSE READ SUPPRESSION IN AN SRAM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11356636
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
Methods and apparatus for analyzing transmission lines with decoupling of connectors and other circuit elements
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11356637
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR PREDICTING CONVERGENCE OF A TRANSVERSAL WAVEFORM RELAXATION ALGORITHM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11358183
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
BEOL compatible FET structure
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11358456
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
MODELING AND SIMULATING A POWERGATED HIERARCHICAL ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11358501
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD OF OBTAINING ENHANCED LOCALIZED THERMAL INTERFACE REGIONS BY PARTICLE STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11358622
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
METHOD, SYSTEM, AND PROGRAM PRODUCT FOR COMPUTING A YIELD GRADIENT FROM STATISTICAL TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11358774
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD FOR FORMING DEFORMED REGIONS IN A RESIN LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11358823
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD OF FORMING NOBLE METAL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11359229
|
Filing Dt:
|
02/22/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD FOR USING PARTITIONED MASKS TO BUILD A CHIP
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11360345
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
Methods for fabricating semiconductor device structures with reduced susceptibility to latch-up and semiconductor device structures formed by the methods
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11360907
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR ANALYZING COMPUTER SYSTEM PERFORMANCE AND PROPOSING HARDWARE COMPONENT UPGRADES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11362612
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
INDEPENDENT-GATE CONTROLLED ASYMMETRICAL MEMORY CELL AND MEMORY USING THE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11362613
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
BACK-GATE CONTROLLED ASYMMETRICAL MEMORY CELL AND MEMORY USING THE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11362680
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
STRUCTURE AND PROGRAMMING OF LASER FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11362773
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
MOBILITY ENHANCED CMOS DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11363311
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
Logic SRAM cell with improved stability
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11363678
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
TIMER LOCKOUT CIRCUIT FOR SYNCHRONOUS APPLICATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11364382
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
NET ROUTING BY REDUCING SLEW AND/OR DELAY FOR CRITICAL SINK(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11365366
|
Filing Dt:
|
03/01/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
LAND GRID ARRAY (LGA) INTERPOSER UTILIZING METAL-ON-ELASTOMER HEMI-TORUS AND OTHER MULTIPLE POINTS OF CONTACT GEOMETRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11365504
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
BACKGATED FINFET HAVING DIFFERENT OXIDE THICKNESSES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11367512
|
Filing Dt:
|
03/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
Techniques for linking non-coding and gene-coding deoxyribonucleic acid sequences and applications thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11369409
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
STRUCTURE TO USE AN ETCH RESISTANT LINER ON TRANSISTOR GATE STRUCTURE TO ACHIEVE HIGH DEVICE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11369476
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
CHEMICAL PLANARIZATION PERFORMANCE FOR COPPER/LOW-K INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11370538
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
DESIGN STAGE MITIGATION OF INTERCONNECT VARIABILITY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11371551
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
Ion gun deposition and alignment for liquid-crystal applications
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11371820
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
METHOD FOR LITHOGRAPHY FOR OPTIMIZING PROCESS CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11371833
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
FPGA POWERUP TO KNOWN FUNCTIONAL STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11372140
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METAL CARBIDE GATE STRUCTURE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11372380
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE PI-SHAPED FUSE STRUCTURES AND METHODS OF FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11373127
|
Filing Dt:
|
03/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD OF FORMING A NONVOLATILE MEMORY DEVICE USING SEMICONDUCTOR NANOPARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11374766
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
PROGRAMMABLE LOW-POWER HIGH-FREQUENCY DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11374777
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
INTERCONNECTING (MAPPING) A TWO-DIMENSIONAL OPTOELECTRONIC (OE) DEVICE ARRAY TO A ONE-DIMENSIONAL WAVEGUIDE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11374939
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH BURIED ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11375477
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR EFFICIENT CELL FAILURE RATE ESTIMATION IN CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11375624
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
BORDERLESS CONTACT STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11375891
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
CODING OF FPGA AND STANDARD CELL LOGIC IN A TILING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11376199
|
Filing Dt:
|
03/16/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METAL CAPPED COPPER INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11377432
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR DESIGNING AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11377957
|
Filing Dt:
|
03/16/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
PRINTING A MASK WITH MAXIMUM POSSIBLE PROCESS WINDOW THROUGH ADJUSTMENT OF THE SOURCE DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11378020
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
TOUCHING MICROLENS STRUCTURE FOR A PIXEL SENSOR AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11378492
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
LAYOUT AND PROCESS TO CONTACT SUB-LITHOGRAPHIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11378536
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
FAST METHOD TO MODEL PHOTORESIST IMAGES USING FOCUS BLUR AND RESIST BLUR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11378786
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
NFET AND PFET DEVICES AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11379411
|
Filing Dt:
|
04/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
METHOD AND APPARATUS TO VISUALLY ASSIST LEGALIZED PLACEMENT WITH NON-UNIFORM PLACEMENT RULES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11379581
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
FINFET/TRIGATE STRESS-MEMORIZATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11379634
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
PATTERNING SUB-LITHOGRAPHIC FEATURES WITH VARIABLE WIDTHS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11379651
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
IMPROVED THERMAL BUDGET USING NICKEL BASED SILICIDES FOR ENHANCED SEMICONDUCTOR DEVICE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11379655
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES WITH REDUCED JUNCTION CAPACITANCE AND DRAIN INDUCED BARRIER LOWERING AND METHODS FOR FABRICATING SUCH DEVICE STRUCTURES AND FOR FABRICATING A SEMICONDUCTOR-ON-INSULATOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11379844
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
METHOD AND SYSTEM OF MODELING LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11380058
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
SYSTEM DC ANALYSIS METHODOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11380240
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
EARLY HIGH SPEED SERIALIZER-DESERIALIZER (HSS)INTERNAL RECEIVE (RX) INTERFACE FOR DATA SAMPLING CLOCK SIGNALS ON PARALLEL BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11380278
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
IMPROVED CMOS DIODES WITH DUAL GATE CONDUCTORS, AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11380515
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
MONITORING SYSTEM FOR DETECTING AND CHARACTERIZING CLASSES OF LEAKAGE IN CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11380528
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
SILICIDE GATE FIELD EFFECT TRANSISTORS AND METHODS FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11380688
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
HIGH PERFORMANCE STRESS-ENHANCE MOSFET AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11380689
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
HIGH PERFORMANCE STRESS-ENHANCE MOSFET AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11380692
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
HIGH PERFORMANCE 3D FET STRUCTURES, AND METHODS FOR FORMING THE SAME USING PREFERENTIAL CRYSTALLOGRAPHIC ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11380693
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
A TRENCH CAPACITOR AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11380736
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
MONITORING IONIZING RADIATION IN SILICON-ON INSULATOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11380763
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
CONTAINMENT OF A WAFER-CHUCK THERMAL INTERFACE FLUID
|
|