|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11420053
|
Filing Dt:
|
05/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
OPTIMIZED DEEP SOURCE/DRAIN JUNCTIONS WITH THIN POLY GATE IN A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11420121
|
Filing Dt:
|
06/16/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METAL RESISTOR, RESISTOR MATERIAL AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11420253
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
METHOD OF FORMING A STRUCTURE FOR REDUCING LATERAL FRINGE CAPACITANCE IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11420264
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
SYSTEM AND METHOD OF STATE POINT CORRESPONDENCE WITH CONSTRAINED FUNCTION DETERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11420279
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
FORMATION OF IMPROVED SOI SUBSTRATES USING BULK SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11420318
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
METAL OXIDE FIELD EFFECT TRANSISTOR WITH A SHARP HALO AND A METHOD OF FORMING THE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11420321
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
MASK FORMING AND IMPLANTING METHODS USING IMPLANT STOPPING LAYER AND MASK SO FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11420527
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
TRENCH WIDENING WITHOUT MERGING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11420529
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
METHOD FOR FAST INCREMENTAL CALCULATION OF AN IMPACT OF COUPLED NOISE ON TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11421082
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
METHOD AND SYSTEM OF PROVIDING A DYNAMIC SAMPLING PLAN FOR INTEGRATED METROLOGY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11421537
|
Filing Dt:
|
06/01/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
SYSTEMS, METHODS, AND COMPUTER PROGRAM PRODUCTS FOR PROVIDING A TWO-BIT SYMBOL BUS ERROR CORRECTING CODE WITH BUS DIAGNOSTIC FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11421578
|
Filing Dt:
|
06/01/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
Method for propagating phase constants in static model analysis of circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11421774
|
Filing Dt:
|
06/02/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
METHOD FOR SYMMETRIC CAPACITOR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11421863
|
Filing Dt:
|
06/02/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
A METHOD AND APPARATUS TO TARGET PRE-DETERMINED SPATIALLY VARYING VOLTAGE VARIATION ACROSS THE AREA OF THE VLSI POWER DISTRIBUTION SYSTEM USING FREQUENCY DOMAIN ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11422457
|
Filing Dt:
|
06/06/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
HIGH CAPACITANCE DENSITY VERTICAL NATURAL CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11422654
|
Filing Dt:
|
06/07/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
CROSSTALK REDUCTION IN DUAL INLINE MEMORY MODULE (DIMM) CONNECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11422690
|
Filing Dt:
|
06/07/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11422753
|
Filing Dt:
|
06/07/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
EXTENDED LIFE CONDITIONING DISK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11422913
|
Filing Dt:
|
06/08/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MEASURING DEVICE MISMATCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11422979
|
Filing Dt:
|
06/08/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHODS OF FORMING SOLDER CONNECTIONS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11423181
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE WITH ASYMMETRIC STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11423280
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH ONE-SIDED BURIED STRAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11423284
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
SEMICONDUCTOR CAPACITORS IN HOT (HYBRID ORIENTATION TECHNOLOGY) SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11423286
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
POROUS SILICON FOR ISOLATION REGION FORMATION AND RELATED STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11423854
|
Filing Dt:
|
06/13/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
EXHAUSTIVE DIAGNOSIS OF BRIDGING DEFECTS IN AN INTEGRATED CIRCUIT INCLUDING MULTIPLE NODES USING TEST VECTORS AND IDDQ MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11423988
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METHOD FOR IMPLEMENTING ENHANCED WIRING CAPABILITY FOR ELECTRONIC LAMINATE PACKAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11424072
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
SENSE-AMPLIFIER ASSIST (SAA) WITH POWER-REDUCTION TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11424250
|
Filing Dt:
|
06/15/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
CARBON DIOXIDE GETTERING METHOD FOR A CHIP MODULE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11424922
|
Filing Dt:
|
06/19/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
IC LAYOUT OPTIMIZATION TO IMPROVE YIELD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11424943
|
Filing Dt:
|
06/19/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
Localized Control Caching Resulting In Power Efficient Control Logic
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11424961
|
Filing Dt:
|
06/19/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
CIRCUITS TO REDUCE THRESHOLD VOLTAGE TOLERANCE AND SKEW IN MULTI-THRESHOLD VOLTAGE APPLICATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11425182
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
ACOUSTIC NOISE REDUCTION USING AIRFLOW MANAGEMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11425208
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
NOVEL REWORKABLE UNDERFILLS FOR CERAMIC MCM C4 PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
11425448
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
ADJUSTING CPU TIME ALLOCATED TO NEXT THREAD BASED ON GATHERED DATA IN HETEROGENEOUS PROCESSOR SYSTEM HAVING PLURALITY OF DIFFERENT INSTRUCTION SET ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11425467
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
STI FORMATION IN SEMICONDUCTOR DEVICE INCLUDING SOI AND BULK SILICON REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11425491
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION NETWORKS FOR TRIPLE WELL SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11425511
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
MULTIPLE CONDUCTION STATE DEVICES HAVING DIFFERENTLY STRESSED LINERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11425529
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
FLUORINATED HALF ESTER OF MALEIC ANHYDRIDE POLYMERS FOR DRY 193 NM TOP ANTIREFLECTIVE COATING APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11425549
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
MIM CAPACITOR AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11425550
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH DUAL SHALLOW TRENCH ISOLATION AND LOW BASE RESISTANCE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11425666
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
IMPROVED PLANARIZATION PROCESS FOR PRODUCING CARRIERS WITH LOW STEP HEIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11425721
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHOD FOR OPTIMIZING OF PIPELINE STRUCTURE PLACEMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11426363
|
Filing Dt:
|
06/26/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
AROMATIC VINYL ETHER BASED REVERSE-TONE STEP AND FLASH IMPRINT LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11426623
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
FOUR-BIT FINFET NVRAM MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11426698
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING FREESTANDING SEMICONDUCTOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11427031
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
MULTIPLE DIELECTRIC FINFET STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11427065
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD OF FABRICATING TRENCH CAPACITORS AND MEMORY CELLS USING TRENCH CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11427077
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
ROTATABLE COMPONENT SUPPORT ASSEMBLY FOR AN ELECTRONICS ENCLOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11427222
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
BACKGATED FINFET HAVING DIFFERENT OXIDE THICKNESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11427406
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
ONE-TRANSISTOR STATIC RANDOM ACCESS MEMORY WITH INTEGRATED VERTICAL PNPN DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
11427409
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING DOUBLE GATE FINFET WITH ASYMMETRIC HALO
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11427410
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
SIMULTANEOUS IRRADIATION OF A SUBSTRATE BY MULTIPLE RADIATION SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11427419
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
SERIAL IRRADIATION OF A SUBSTRATE BY MULTIPLE RADIATION SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11427487
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
MULTI-BIT HIGH-DENSITY MEMORY DEVICE AND ARCHITECTURE AND METHOD OF FABRICATING MULTI-BIT HIGH-DENSITY MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11427491
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
MOSFETS COMPRISING SOURCE/DRAIN RECESSES WITH SLANTED SIDEWALL SURFACES, AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
11427495
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
IMPROVED CMOS DEVICES WITH STRESSED CHANNEL REGIONS, AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11427659
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
SCAN CHAIN CIRCUITRY THAT ENABLES SCAN TESTING AT FUNCTIONAL CLOCK SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11427719
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD OF OPTIMIZING CUSTOMIZABLE FILLER CELLS IN AN INTEGRATED CIRCUIT PHYSICAL DESIGN PROCESS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11427854
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
VERIFICATION OF LOGIC CIRCUITS USING CYCLE BASED DELAY MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11427970
|
Filing Dt:
|
06/30/2006
|
Title:
|
METHOD AND APPARATUS FOR CONSTRUCTING EFFICIENT CODES FOR WYNER-ZIV VIDEO COMPRESSION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11428147
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR IDENTIFYING SIMILAR MOLECULES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11428622
|
Filing Dt:
|
07/05/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
DETERMINING THERMAL ABSORPTION USING RING OSCILLATOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11428648
|
Filing Dt:
|
07/05/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
DOPED NITRIDE FILM, DOPED OXIDE FILM AND OTHER DOPED FILMS AND DEPOSITION RATE IMPROVEMENT FOR RTCVD PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11428923
|
Filing Dt:
|
07/06/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
A MOSFET FUSE PROGRAMMED BY ELECTROMIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11429708
|
Filing Dt:
|
05/08/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
MULTILAYER INTERCONNECT STRUCTURE CONTAINING AIR GAPS AND METHOD FOR MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11429709
|
Filing Dt:
|
05/08/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
STRUCTURES AND METHODS FOR LOW-K OR ULTRA LOW-K INTERLAYER DIELECTRIC PATTERN TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11430477
|
Filing Dt:
|
05/09/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
CONNECTION DEVICE WITH ACTUATING ELEMENT FOR CHANGING A CONDUCTIVE STATE OF A VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11433266
|
Filing Dt:
|
05/12/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
MANUFACTURABLE RECESSED STRAINED RSD STRUCTURE AND PROCESS FOR ADVANCED CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11433586
|
Filing Dt:
|
05/15/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
FORMATION OF CARBON AND SEMICONDUCTOR NANOMATERIALS USING MOLECULAR ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11433806
|
Filing Dt:
|
05/13/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
METHOD OF FABRICATING SECTIONAL FIELD EFFECT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11434283
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
SYSTEM AND PROCESS FOR SUPPLY MANAGEMENT FOR THE ASSEMBLY OF EXPENSIVE PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11435410
|
Filing Dt:
|
05/17/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
RELIABLE VIA CONTACT INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11436248
|
Filing Dt:
|
05/18/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
HIGH YIELD, HIGH DENSITY ON-CHIP CAPACITOR DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11436249
|
Filing Dt:
|
05/18/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
ADJUSTABLE ON-CHIP SUB-CAPACITOR DESIGN
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11436251
|
Filing Dt:
|
05/18/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
Symmetrical MIMCAP capacitor design
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11436480
|
Filing Dt:
|
05/18/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
DOUBLE-GATE FETS (FIELD EFFECT TRANSISTORS)
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11436756
|
Filing Dt:
|
05/18/2006
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
METHOD OF FORMING ULTRA-THIN SI CHANNEL MOSFET USING A SELF-ALIGNED OXYGEN IMPLANT AND DAMASCENE TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11437084
|
Filing Dt:
|
05/19/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
THERMAL INTERFACE WITH A PATTERNED STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11438248
|
Filing Dt:
|
05/22/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
MATERIALS AND METHODS FOR IMMOBILIZATION OF CATALYSTS ON SURFACES AND FOR SELECTIVE ELECTROLESS METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11438842
|
Filing Dt:
|
05/23/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
POSITIVE PHOTORESIST COMPOSITION WITH A POLYMER INCLUDING A FLUOROSULFONAMIDE GROUP AND PROCESS FOR ITS USE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11439016
|
Filing Dt:
|
05/23/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
QUAD FLAT NO-LEAD CHIP CARRIER WITH STAND-OFF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11440199
|
Filing Dt:
|
05/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
E-Fuse and anti-E-Fuse device structures and methods
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11440202
|
Filing Dt:
|
05/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR REDUCING CONTACT RESISTANCE BETWEEN SILICIDE CONTACT AND OVERLYING METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11440984
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
ADHESION ENHANCEMENT FOR METAL/DIELECTRIC INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11441965
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
LOW ACTIVATION ENERGY PHOTORESIST COMPOSITION AND PROCESS FOR ITS USE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11443394
|
Filing Dt:
|
05/30/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICES HAVING HIGH-Q WAFER BACK-SIDE CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11443571
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
DETERMINING BETTER CONFIGURATION FOR COMPUTERIZED SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11444011
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
CMOS STRUCTURE AND METHOD FOR FABRICATION THEREOF USING MULTIPLE CRYSTALLOGRAPHIC ORIENTATIONS AND GATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11445326
|
Filing Dt:
|
06/02/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
RADIATION SENSITIVE SELF-ASSEMBLED MONOLAYERS AND USES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11446358
|
Filing Dt:
|
06/05/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
LOW TEMPERATURE MELT-PROCESSING OF ORGANIC-INORGANIC HYBRID
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11446426
|
Filing Dt:
|
06/05/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
CUSTOMIZABLE SYSTEM FOR THE AUTOMATIC GATHERING OF SOFTWARE SERVICE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11448549
|
Filing Dt:
|
06/07/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
NONVOLATILE MEMORY CELL WITH CONCENTRIC PHASE CHANGE MATERIAL FORMED AROUND A PILLAR ARRANGEMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11448702
|
Filing Dt:
|
06/07/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
CONTACT SCHEME FOR FINFET STRUCTURES WITH MULTIPLE FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11449735
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
PROCESS FOR SOFTWARE SUPPORT RESOURCE ALLOCATION BASED ON ANALYSIS OF CATEGORIZED FIELD PROBLEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11450258
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
OPTICALLY CONNECTABLE CIRCUIT BOARD WITH OPTICAL COMPONENT(S) MOUNTED THEREON
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
11450583
|
Filing Dt:
|
06/12/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
HIGH PERFORMANCE RESONANT ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11450610
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPROVING SRAM CELL STABILITY BY USING BOOSTED WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11451869
|
Filing Dt:
|
06/13/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
HIGH PERFORMANCE CMOS DEVICES COMPRISING GAPPED DUAL STRESSORS WITH DIELECTRIC GAP FILLERS, AND METHODS OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11452741
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
MAGNETIC TUNNEL JUNCTION WITH ENHANCED MAGNETIC SWITCHING CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11453885
|
Filing Dt:
|
06/16/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METHOD FOR ACHIEVING VERY HIGH BANDWIDTH BETWEEN THE LEVELS OF A CACHE HIERARCHY IN 3-DIMENSIONAL STRUCTURES, AND A 3-DIMENSIONAL STRUCTURE RESULTING THEREFROM
|
|