skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
07/14/2009
Application #:
11532248
Filing Dt:
09/15/2006
Publication #:
Pub Dt:
05/29/2008
Title:
AN ASIC BASED CONVEYOR BELT STYLE PROGRAMMABLE CROSS-POINT SWITCH HARDWARE ACCELERATED SIMULATION ENGINE
2
Patent #:
NONE
Issue Dt:
Application #:
11532252
Filing Dt:
09/15/2006
Publication #:
Pub Dt:
03/20/2008
Title:
INTEGRATED CIRCUIT FOR MEASURING SET-UP AND HOLD TIMES FOR A LATCH ELEMENT
3
Patent #:
Issue Dt:
08/14/2012
Application #:
11532599
Filing Dt:
09/18/2006
Publication #:
Pub Dt:
10/07/2010
Title:
BONDING OF SUBSTRATES INCLUDING METAL-DIELECTRIC PATTERNS WITH METAL RAISED ABOVE DIELECTRIC
4
Patent #:
Issue Dt:
02/26/2008
Application #:
11533125
Filing Dt:
09/19/2006
Publication #:
Pub Dt:
01/18/2007
Title:
CONTENT ADDRESSABLE MEMORY STRUCTURE
5
Patent #:
Issue Dt:
01/06/2009
Application #:
11533408
Filing Dt:
09/20/2006
Publication #:
Pub Dt:
03/20/2008
Title:
RATIOED FEEDBACK BODY VOLTAGE BIAS GENERATOR
6
Patent #:
Issue Dt:
11/30/2010
Application #:
11533558
Filing Dt:
09/20/2006
Publication #:
Pub Dt:
09/04/2008
Title:
METHOD AND APPARATUS FOR MANAGING CENTRAL PROCESSING UNIT RESOURCES OF A LOGICALLY PARTITIONED COMPUTING ENVIRONMENT WITHOUT SHARED MEMORY ACCESS
7
Patent #:
NONE
Issue Dt:
Application #:
11533814
Filing Dt:
09/21/2006
Publication #:
Pub Dt:
03/27/2008
Title:
PARAMETERIZED SEMICONDUCTOR CHIP CELLS AND OPTIMIZATION OF THE SAME
8
Patent #:
Issue Dt:
11/18/2008
Application #:
11533907
Filing Dt:
09/21/2006
Publication #:
Pub Dt:
02/08/2007
Title:
DIAGNOSTIC METHOD AND APPARATUS FOR NON-DESTRUCTIVELY OBSERVING LATCH DATA
9
Patent #:
Issue Dt:
02/24/2009
Application #:
11533928
Filing Dt:
09/21/2006
Publication #:
Pub Dt:
03/27/2008
Title:
TRENCH CAPACITOR WITH VOID-FREE CONDUCTOR FILL
10
Patent #:
Issue Dt:
10/21/2008
Application #:
11534070
Filing Dt:
09/21/2006
Publication #:
Pub Dt:
04/10/2008
Title:
FLOATING BODY CONTROL IN SOI DRAM
11
Patent #:
Issue Dt:
09/30/2008
Application #:
11534526
Filing Dt:
09/22/2006
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD AND STRUCTURE FOR FORMING STRAINED SI FOR CMOS DEVICES
12
Patent #:
Issue Dt:
06/16/2009
Application #:
11535091
Filing Dt:
09/26/2006
Publication #:
Pub Dt:
03/27/2008
Title:
METHOD OF FABRICATING A SURFACE ADAPTING CAP WITH INTEGRAL ADAPTING MATERIAL FOR SINGLE AND MULTI CHIP ASSEMBLIES
13
Patent #:
Issue Dt:
12/16/2008
Application #:
11535203
Filing Dt:
09/26/2006
Publication #:
Pub Dt:
03/27/2008
Title:
METHOD FOR GENERATING A TIMING PATH SOFTWARE MONITOR FOR IDENTIFYING A CRITICAL TIMING PATH IN HARDWARE DEVICES COUPLED BETWEEN COMPONENTS
14
Patent #:
Issue Dt:
02/10/2009
Application #:
11535511
Filing Dt:
09/27/2006
Publication #:
Pub Dt:
04/19/2007
Title:
METHOD FOR CREATING A LAYOUT FOR AN ELECTRONIC CIRCUIT
15
Patent #:
Issue Dt:
03/30/2010
Application #:
11535700
Filing Dt:
09/27/2006
Publication #:
Pub Dt:
03/27/2008
Title:
ELECTRICALLY OPTIMIZED AND STRUCTURALLY PROTECTED VIA STRUCTURE FOR HIGH SPEED SIGNALS
16
Patent #:
Issue Dt:
10/07/2008
Application #:
11535789
Filing Dt:
09/27/2006
Publication #:
Pub Dt:
03/27/2008
Title:
METHOD AND APPARATUS FOR PARALLEL DATA PREPARATION AND PROCESSING OF INTEGRATED CIRCUIT GRAPHICAL DESIGN DATA
17
Patent #:
Issue Dt:
01/26/2010
Application #:
11535833
Filing Dt:
09/27/2006
Publication #:
Pub Dt:
06/05/2008
Title:
ELECTRICAL PROGRAMMABLE METAL RESISTOR
18
Patent #:
Issue Dt:
04/07/2009
Application #:
11536557
Filing Dt:
09/28/2006
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD FOR TRANSMITTING INPUT/OUTPUT REQUESTS FROM A FIRST CONTROLLER TO A SECOND CONTROLLER
19
Patent #:
Issue Dt:
03/17/2009
Application #:
11536896
Filing Dt:
09/29/2006
Publication #:
Pub Dt:
04/03/2008
Title:
STRIPED ON-CHIP INDUCTOR
20
Patent #:
Issue Dt:
09/28/2010
Application #:
11537378
Filing Dt:
09/29/2006
Publication #:
Pub Dt:
02/01/2007
Title:
METHOD FOR REDUCING AMINE BASED CONTAMINANTS
21
Patent #:
NONE
Issue Dt:
Application #:
11537718
Filing Dt:
10/02/2006
Publication #:
Pub Dt:
02/15/2007
Title:
METAL GATE MOSFET BY FULL SEMICONDUCTOR METAL ALLOY CONVERSION
22
Patent #:
Issue Dt:
02/03/2009
Application #:
11538174
Filing Dt:
10/03/2006
Publication #:
Pub Dt:
04/03/2008
Title:
FIELD EFFECT DEVICE INCLUDING INVERTED V SHAPED CHANNEL REGION AND METHOD FOR FABRICATION THEREOF
23
Patent #:
Issue Dt:
02/10/2009
Application #:
11538199
Filing Dt:
10/03/2006
Publication #:
Pub Dt:
04/03/2008
Title:
HIGH-DENSITY 3-DIMENSIONAL RESISTORS
24
Patent #:
NONE
Issue Dt:
Application #:
11538531
Filing Dt:
10/04/2006
Publication #:
Pub Dt:
04/12/2007
Title:
METHOD FOR NOISE REDUCTION IN MULTI-LAYER CERAMIC PACKAGES
25
Patent #:
Issue Dt:
04/14/2009
Application #:
11538567
Filing Dt:
10/04/2006
Publication #:
Pub Dt:
12/20/2007
Title:
CHIP SYSTEM ARCHITECTURE FOR PERFORMANCE ENHANCEMENT, POWER REDUCTION AND COST REDUCTION
26
Patent #:
Issue Dt:
06/24/2008
Application #:
11538848
Filing Dt:
10/05/2006
Publication #:
Pub Dt:
04/10/2008
Title:
LOCAL COLLECTOR IMPLANT STRUCTURE FOR HETEROJUNCTION BIPOLAR TRANSISTORS AND METHOD OF FORMING THE SAME
27
Patent #:
Issue Dt:
07/22/2008
Application #:
11538913
Filing Dt:
10/05/2006
Publication #:
Pub Dt:
11/01/2007
Title:
CRITICAL AREA COMPUTATION OF COMPOSITE FAULT MECHANISMS USING VORONOI DIAGRAMS
28
Patent #:
Issue Dt:
06/15/2010
Application #:
11538982
Filing Dt:
10/05/2006
Publication #:
Pub Dt:
04/10/2008
Title:
SELF-ALIGNED STRAP FOR EMBEDDED TRENCH MEMORY ON HYBRID ORIENTATION SUBSTRATE
29
Patent #:
Issue Dt:
05/04/2010
Application #:
11539204
Filing Dt:
10/06/2006
Publication #:
Pub Dt:
04/10/2008
Title:
STRUCTURE AND METHOD FOR PARTITIONED DUMMY FILL SHAPES FOR REDUCED MASK BIAS WITH ALTERNATING PHASE SHIFT MASKS
30
Patent #:
Issue Dt:
05/05/2009
Application #:
11539236
Filing Dt:
10/06/2006
Publication #:
Pub Dt:
04/19/2007
Title:
MOSFET STRUCTURE WITH MULTIPLE SELF-ALIGNED SILICIDE CONTACTS
31
Patent #:
NONE
Issue Dt:
Application #:
11539994
Filing Dt:
10/10/2006
Publication #:
Pub Dt:
04/10/2008
Title:
PHOTOLITHOGRAPHIC METHOD USING MULTIPLE PHOTOEXPOSURE APPARATUS
32
Patent #:
Issue Dt:
05/10/2011
Application #:
11540436
Filing Dt:
09/29/2006
Publication #:
Pub Dt:
05/31/2007
Title:
SYSTEMS AND METHODS FOR CORRELATION OF BURST EVENTS AMONG DATA STREAMS
33
Patent #:
Issue Dt:
07/15/2008
Application #:
11541997
Filing Dt:
10/02/2006
Publication #:
Pub Dt:
02/08/2007
Title:
DEVICE FOR DEFEATING REVERSE ENGINEERING OF INTEGRATED CIRCUITS BY OPTICAL MEANS
34
Patent #:
Issue Dt:
11/11/2008
Application #:
11548020
Filing Dt:
10/10/2006
Publication #:
Pub Dt:
04/10/2008
Title:
DUAL WORK-FUNCTION SINGLE GATE STACK
35
Patent #:
NONE
Issue Dt:
Application #:
11548310
Filing Dt:
10/11/2006
Publication #:
Pub Dt:
04/17/2008
Title:
METHOD OF MANUFACTURE FOR SEMICONDUCTOR STRUCTURE HAVING SUB-COLLECTOR REGION WITH TRENCH ISOLATION
36
Patent #:
Issue Dt:
08/21/2012
Application #:
11548328
Filing Dt:
10/11/2006
Publication #:
Pub Dt:
04/17/2008
Title:
IMAGE PROCESSING USING MULTIPLE IMAGE DEVICES
37
Patent #:
Issue Dt:
05/21/2013
Application #:
11548482
Filing Dt:
10/11/2006
Publication #:
Pub Dt:
04/17/2008
Title:
APPARATUS AND METHOD FOR PROGRAMMING AN ELECTRONICALLY PROGRAMMABLE SEMICONDUCTOR FUSE
38
Patent #:
Issue Dt:
11/08/2011
Application #:
11548717
Filing Dt:
10/12/2006
Publication #:
Pub Dt:
04/24/2008
Title:
BY-PRODUCT COLLECTING PROCESSES FOR CLEANING PROCESSES
39
Patent #:
Issue Dt:
01/06/2009
Application #:
11548797
Filing Dt:
10/12/2006
Publication #:
Pub Dt:
04/17/2008
Title:
METHOD FOR MANUFACTURING A SOCKET THAT COMPENSATES FOR DIFFERING COEFFICIENTS OF THERMAL EXPANSION
40
Patent #:
Issue Dt:
06/22/2010
Application #:
11549263
Filing Dt:
10/13/2006
Publication #:
Pub Dt:
04/17/2008
Title:
ALTERNATING PHASE SHIFT MASK INSPECTION USING BIASED INSPECTION DATA
41
Patent #:
Issue Dt:
05/20/2008
Application #:
11549311
Filing Dt:
10/13/2006
Publication #:
Pub Dt:
04/17/2008
Title:
FIELD EFFECT TRANSISTOR WITH THIN GATE ELECTRODE AND METHOD OF FABRICATING SAME
42
Patent #:
Issue Dt:
04/14/2009
Application #:
11550190
Filing Dt:
10/17/2006
Publication #:
Pub Dt:
03/22/2007
Title:
METHOD FOR REDUCING FOREIGN MATERIAL CONCENTRATIONS IN ETCH CHAMBERS
43
Patent #:
NONE
Issue Dt:
Application #:
11550318
Filing Dt:
10/17/2006
Publication #:
Pub Dt:
04/17/2008
Title:
SELF-ALIGNED IN-CONTACT PHASE CHANGE MEMORY DEVICE
44
Patent #:
Issue Dt:
02/28/2012
Application #:
11550450
Filing Dt:
10/18/2006
Publication #:
Pub Dt:
04/24/2008
Title:
ELECTRICALLY PROGRAMMABLE RESISTOR
45
Patent #:
Issue Dt:
06/08/2010
Application #:
11550573
Filing Dt:
10/18/2006
Publication #:
Pub Dt:
08/07/2008
Title:
SYSTEM FOR METHOD OF PREDICTING POWER EVENTS IN AN INTERMITTENT POWER ENVIRONMENT AND DISPATCHING COMPUTATIONAL OPERATIONS OF AN INTEGRATED CIRCUIT ACCORDINGLY
46
Patent #:
Issue Dt:
07/20/2010
Application #:
11550681
Filing Dt:
10/18/2006
Publication #:
Pub Dt:
06/05/2008
Title:
METHOD TO FORM SI-CONTAINING SOI AND UNDERLYING SUBSTRATE WITH DIFFERENT ORIENTATIONS
47
Patent #:
Issue Dt:
03/17/2009
Application #:
11550814
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
04/24/2008
Title:
MECHANISM FOR DETECTION AND COMPENSATION OF NBTI INDUCED THRESHOLD DEGRADATION
48
Patent #:
Issue Dt:
03/30/2010
Application #:
11550818
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
05/08/2008
Title:
HIGH-PERFORMANCE FET DEVICE LAYOUT
49
Patent #:
Issue Dt:
08/11/2009
Application #:
11550853
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
02/22/2007
Title:
SUPPRESSION OF LOCALIZED METAL PRECIPITATE FORMATION AND CORRESPONDING METALLIZATION DEPLETION IN SEMICONDUCTOR PROCESSING
50
Patent #:
Issue Dt:
06/23/2009
Application #:
11550918
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
04/24/2008
Title:
NON VOLATILE MEMORY RAD-HARD (NVM-RH) SYSTEM
51
Patent #:
Issue Dt:
02/17/2009
Application #:
11550943
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
04/24/2008
Title:
ELECTRICAL FUSE AND METHOD OF MAKING
52
Patent #:
Issue Dt:
07/13/2010
Application #:
11551537
Filing Dt:
10/20/2006
Publication #:
Pub Dt:
06/05/2008
Title:
OPTIMUM PADSET FOR WIRE BONDING RF TECHNOLOGIES WITH HIGH-Q INDUCTORS
53
Patent #:
Issue Dt:
04/14/2009
Application #:
11551647
Filing Dt:
10/20/2006
Publication #:
Pub Dt:
02/22/2007
Title:
STABILIZATION OF NI MONOSILICIDE THIN FILMS IN CMOS DEVICES USING IMPLANTATION OF IONS BEFORE SILICIDATION
54
Patent #:
Issue Dt:
10/05/2010
Application #:
11551754
Filing Dt:
10/23/2006
Publication #:
Pub Dt:
03/15/2007
Title:
METHOD AND APPARATUS FOR REMOVING KNOWN GOOD DIE
55
Patent #:
Issue Dt:
11/04/2008
Application #:
11551814
Filing Dt:
10/23/2006
Publication #:
Pub Dt:
04/24/2008
Title:
METHOD OF SEPARATING THE PROCESS VARIATION IN THRESHOLD VOLTAGE AND EFFECTIVE CHANNEL LENGTH BY ELECTRICAL MEASUREMENTS
56
Patent #:
NONE
Issue Dt:
Application #:
11551888
Filing Dt:
10/23/2006
Publication #:
Pub Dt:
04/24/2008
Title:
Continuously Referencing Signals over Multiple Layers in Laminate Packages
57
Patent #:
Issue Dt:
05/04/2010
Application #:
11551959
Filing Dt:
10/23/2006
Publication #:
Pub Dt:
03/01/2007
Title:
CMOS WELL STRUCTURE AND METHOD OF FORMING THE SAME
58
Patent #:
Issue Dt:
07/31/2012
Application #:
11552225
Filing Dt:
10/24/2006
Publication #:
Pub Dt:
04/24/2008
Title:
REDUNDANT MICRO-LOOP STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT PHYSICAL DESIGN PROCESS AND METHOD OF FORMING THE SAME
59
Patent #:
Issue Dt:
10/26/2010
Application #:
11552245
Filing Dt:
10/24/2006
Publication #:
Pub Dt:
05/08/2008
Title:
METHOD AND SYSTEM OF INTRODUCING HIERARCHY INTO DESIGN RULE CHECKING TEST CASES AND ROTATION OF TEST CASE DATA
60
Patent #:
Issue Dt:
10/21/2008
Application #:
11552771
Filing Dt:
10/25/2006
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD FOR MAKING INTEGRATED CIRCUIT CHIP UTILIZING ORIENTED CARBON NANOTUBE CONDUCTIVE LAYERS
61
Patent #:
Issue Dt:
04/08/2008
Application #:
11553072
Filing Dt:
10/26/2006
Publication #:
Pub Dt:
03/08/2007
Title:
METHOD OF FORMING A MOSFET WITH DUAL WORK FUNCTION MATERIALS
62
Patent #:
Issue Dt:
02/17/2009
Application #:
11553076
Filing Dt:
10/26/2006
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD AND SYSTEM PRODUCT FOR IMPLEMENTING UNCERTAINTY IN INTEGRATED CIRCUIT DESIGNS WITH PROGRAMMABLE LOGIC
63
Patent #:
Issue Dt:
03/22/2011
Application #:
11553176
Filing Dt:
10/26/2006
Publication #:
Pub Dt:
05/01/2008
Title:
DAMAGE PROPAGATION BARRIER AND METHOD OF FORMING
64
Patent #:
Issue Dt:
01/27/2009
Application #:
11553331
Filing Dt:
10/26/2006
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD FOR FABRICATING A NANOTUBE FIELD EFFECT TRANSISTOR
65
Patent #:
NONE
Issue Dt:
Application #:
11553605
Filing Dt:
10/27/2006
Publication #:
Pub Dt:
05/29/2008
Title:
REAL-TIME DATA STREAM DECOMPRESSOR
66
Patent #:
Issue Dt:
01/25/2011
Application #:
11554053
Filing Dt:
10/30/2006
Publication #:
Pub Dt:
05/15/2008
Title:
MEMORY MODEL FOR FUNCTIONAL VERIFICATION OF MULTI-PROCESSOR SYSTEMS
67
Patent #:
Issue Dt:
01/01/2013
Application #:
11554079
Filing Dt:
10/30/2006
Publication #:
Pub Dt:
05/01/2008
Title:
SELF-ASSEMBLED LAMELLAR MICRODOMAINS AND METHOD OF ALIGNMENT
68
Patent #:
Issue Dt:
12/16/2008
Application #:
11554235
Filing Dt:
10/30/2006
Publication #:
Pub Dt:
05/29/2008
Title:
CONSTRAINED DETAILED PLACEMENT
69
Patent #:
Issue Dt:
12/01/2009
Application #:
11554612
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/01/2008
Title:
REDUCED LEAKAGE INTERCONNECT STRUCTURE
70
Patent #:
Issue Dt:
11/24/2009
Application #:
11554637
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/29/2008
Title:
CLOCK AWARE PLACEMENT
71
Patent #:
Issue Dt:
04/14/2009
Application #:
11555323
Filing Dt:
11/01/2006
Publication #:
Pub Dt:
05/01/2008
Title:
METHOD OF PROVIDING OPTIMAL FIELD PROGRAMMING OF ELECTRONIC FUSES
72
Patent #:
Issue Dt:
03/16/2010
Application #:
11555383
Filing Dt:
11/01/2006
Publication #:
Pub Dt:
03/15/2007
Title:
METHOD OF FABRICATING COPPER DAMASCENE AND DUAL DAMASCENE INTERCONNECT WIRING
73
Patent #:
NONE
Issue Dt:
Application #:
11555747
Filing Dt:
11/02/2006
Publication #:
Pub Dt:
05/29/2008
Title:
A METHOD AND SYSTEM FOR CUSTOMIZING A MEMORY REGISTER LAYOUT
74
Patent #:
Issue Dt:
03/31/2009
Application #:
11555854
Filing Dt:
11/02/2006
Publication #:
Pub Dt:
05/29/2008
Title:
PRINTABILITY VERIFICATION BY PROGRESSIVE MODELING ACCURACY
75
Patent #:
Issue Dt:
06/07/2011
Application #:
11556262
Filing Dt:
11/03/2006
Publication #:
Pub Dt:
05/08/2008
Title:
CHIP-BASED PROBER FOR HIGH FREQUENCY MEASUREMENTS AND METHODS OF MEASURING
76
Patent #:
NONE
Issue Dt:
Application #:
11556385
Filing Dt:
11/03/2006
Publication #:
Pub Dt:
05/29/2008
Title:
METHOD FOR FILLING HOLES WITH METAL CHALCOGENIDE MATERIAL
77
Patent #:
NONE
Issue Dt:
Application #:
11556560
Filing Dt:
11/03/2006
Publication #:
Pub Dt:
05/29/2008
Title:
METHOD FOR POST CAP ILD/IMD REPAIR WITH UV IRRADIATION
78
Patent #:
Issue Dt:
03/31/2009
Application #:
11556739
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
05/15/2008
Title:
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-SPEED CMOS-COMPATIBLE GE-ON-INSULATOR PHOTODETECTOR
79
Patent #:
Issue Dt:
03/29/2011
Application #:
11556755
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
08/07/2008
Title:
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-SPEED CMOS-COMPATIBLE GE-ON-INSULATOR PHOTODETECTOR
80
Patent #:
Issue Dt:
01/19/2010
Application #:
11556833
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
05/29/2008
Title:
SEMICONDUCTOR STRUCTURES INCORPORATING MULTIPLE CRYSTALLOGRAPHIC PLANES AND METHODS FOR FABRICATION THEREOF
81
Patent #:
Issue Dt:
06/09/2009
Application #:
11556844
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
05/29/2008
Title:
SEMICONDUCTOR STRUCTURE WITH MULTIPLE FINS HAVING DIFFERENT CHANNEL REGION HEIGHTS AND METHOD OF FORMING THE SEMICONDUCTOR STRUCTURE
82
Patent #:
Issue Dt:
07/22/2008
Application #:
11556882
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
06/05/2008
Title:
CML DELAY CELL WITH LINEAR RAIL-TO-RAIL TUNING RANGE AND CONSTANT OUTPUT SWING
83
Patent #:
Issue Dt:
03/23/2010
Application #:
11557509
Filing Dt:
11/08/2006
Publication #:
Pub Dt:
04/19/2007
Title:
TRANSISTOR HAVING HIGH MOBILITY CHANNEL AND METHODS
84
Patent #:
Issue Dt:
10/12/2010
Application #:
11557745
Filing Dt:
11/08/2006
Publication #:
Pub Dt:
05/03/2007
Title:
DIGITAL MEASURING SYSTEM AND METHOD FOR INTEGRATED CIRCUIT CHIP OPERATING PARAMETERS
85
Patent #:
Issue Dt:
05/05/2009
Application #:
11558032
Filing Dt:
11/09/2006
Publication #:
Pub Dt:
03/22/2007
Title:
COOLING SYSTEM FOR A SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING SAME
86
Patent #:
NONE
Issue Dt:
Application #:
11558108
Filing Dt:
11/09/2006
Publication #:
Pub Dt:
05/15/2008
Title:
SYSTEMS AND ARRANGEMENTS FOR CONTROLLING A PHASE LOCKED LOOP
87
Patent #:
Issue Dt:
04/27/2010
Application #:
11558480
Filing Dt:
11/10/2006
Publication #:
Pub Dt:
05/15/2008
Title:
INTEGRATION OF A SIGE- OR SIGEC-BASED HBT WITH A SIGE- OR SIGEC-STRAPPED SEMICONDUCTOR DEVICE
88
Patent #:
Issue Dt:
01/10/2012
Application #:
11558842
Filing Dt:
11/10/2006
Publication #:
Pub Dt:
05/15/2008
Title:
AIR/FLUID COOLING SYSTEM
89
Patent #:
Issue Dt:
10/30/2007
Application #:
11558959
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
04/19/2007
Title:
SACRIFICIAL INORGANIC POLYMER INTERMETAL DIELECTRIC DAMASCENE WIRE AND VIA LINER
90
Patent #:
Issue Dt:
07/21/2009
Application #:
11558974
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
METHOD FOR ETCHING SINGLE-CRYSTAL SEMICONDUCTOR SELECTIVE TO AMORPHOUS/POLYCRYSTALLINE SEMICONDUCTOR AND STRUCTURE FORMED BY SAME
91
Patent #:
NONE
Issue Dt:
Application #:
11558977
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
ASYMMETRIC MULTI-GATED TRANSISTOR AND METHOD FOR FORMING
92
Patent #:
Issue Dt:
09/28/2010
Application #:
11559120
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
STRUCTURE AND METHODOLOGY FOR CHARACTERIZING DEVICE SELF-HEATING
93
Patent #:
Issue Dt:
08/11/2009
Application #:
11559130
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
STRUCTURE AND METHOD FOR ENHANCING RESISTANCE TO FRACTURE OF BONDING PADS
94
Patent #:
Issue Dt:
01/27/2009
Application #:
11559151
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
METHOD FOR FABRICATING HYBRID ORIENTATION SUBSTRATE
95
Patent #:
Issue Dt:
10/05/2010
Application #:
11559436
Filing Dt:
11/14/2006
Publication #:
Pub Dt:
05/15/2008
Title:
CIRCUIT TIMING MONITOR HAVING A SELECTABLE-PATH RING OSCILLATOR
96
Patent #:
Issue Dt:
12/30/2008
Application #:
11559460
Filing Dt:
11/14/2006
Publication #:
Pub Dt:
05/15/2008
Title:
PROCESS FOR FABRICATION OF FINFETS
97
Patent #:
Issue Dt:
10/05/2010
Application #:
11559571
Filing Dt:
11/14/2006
Publication #:
Pub Dt:
05/15/2008
Title:
STRUCTURE AND METHOD FOR DUAL SURFACE ORIENTATIONS FOR CMOS TRANSISTORS
98
Patent #:
NONE
Issue Dt:
Application #:
11559983
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
PROCESS FOR PROTECTING IMAGE SENSOR WAFERS FROM FRONT SURFACE DAMAGE AND CONTAMINATION
99
Patent #:
Issue Dt:
05/26/2009
Application #:
11560019
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
IMAGE SENSOR INCLUDING SPATIALLY DIFFERENT ACTIVE AND DARK PIXEL INTERCONNECT PATTERNS
100
Patent #:
Issue Dt:
08/04/2009
Application #:
11560044
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
INTERCONNECT STRUCTURE HAVING ENHANCED ELECTROMIGRATION RELIABILTY AND A METHOD OF FABRICATING SAME
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 03:16 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT