skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
06/08/2010
Application #:
11683071
Filing Dt:
03/07/2007
Publication #:
Pub Dt:
09/11/2008
Title:
ELECTRICAL FUSE STRUCTURE FOR HIGHER POST-PROGRAMMING RESISTANCE
2
Patent #:
Issue Dt:
05/10/2011
Application #:
11683285
Filing Dt:
03/07/2007
Publication #:
Pub Dt:
09/11/2008
Title:
METHOD AND SYSTEM FOR PROVIDING AN IMPROVED STORE-IN CACHE
3
Patent #:
Issue Dt:
02/09/2010
Application #:
11683470
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
09/11/2008
Title:
METHOD OF FORMING A TRANSISTOR HAVING GATE AND BODY IN DIRECT SELF-ALIGNED CONTACT
4
Patent #:
Issue Dt:
08/24/2010
Application #:
11683539
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
09/11/2008
Title:
SYSTEM AND METHOD FOR CIRCUIT DESIGN SCALING
5
Patent #:
Issue Dt:
06/02/2009
Application #:
11683590
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
09/11/2008
Title:
METHODS OF FORMING INTEGRATED CIRCUIT STRUCTURES USING INSULATOR DEPOSITION AND INSULATOR GAP FILLING TECHNIQUES
6
Patent #:
Issue Dt:
01/04/2011
Application #:
11683596
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
09/11/2008
Title:
CARBON TUBE FOR ELECTRON BEAM APPLICATION
7
Patent #:
Issue Dt:
06/02/2009
Application #:
11683648
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
09/11/2008
Title:
METHODS OF FORMING MASK PATTERNS ON SEMICONDUCTOR WAFERS THAT COMPENSATE FOR NONUNIFORM CENTER-TO-EDGE ETCH RATES DURING PHOTOLITHOGRAPHIC PROCESSING
8
Patent #:
Issue Dt:
07/19/2011
Application #:
11683825
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
09/11/2008
Title:
REVERSIBLE THERMAL THICKENING GREASE
9
Patent #:
Issue Dt:
11/02/2010
Application #:
11684225
Filing Dt:
03/09/2007
Publication #:
Pub Dt:
09/11/2008
Title:
DEVICE THRESHOLD CALIBRATION THROUGH STATE DEPENDENT BURN-IN
10
Patent #:
Issue Dt:
06/08/2010
Application #:
11684306
Filing Dt:
03/09/2007
Publication #:
Pub Dt:
06/28/2007
Title:
EPITAXIAL IMPRINTING
11
Patent #:
Issue Dt:
11/04/2008
Application #:
11684506
Filing Dt:
03/09/2007
Publication #:
Pub Dt:
06/28/2007
Title:
PROCESS FOR PREPARING A FILM HAVING ALTERNATING MONOLAYERS OF A METAL-METAL BONDED COMPLEX MONOLAYER AND AN ORGANIC MONOLAYER BY LAYER-BY LAYER GROWTH
12
Patent #:
NONE
Issue Dt:
Application #:
11684619
Filing Dt:
03/11/2007
Publication #:
Pub Dt:
09/11/2008
Title:
Mobility Enhanced FET Devices
13
Patent #:
Issue Dt:
04/06/2010
Application #:
11684655
Filing Dt:
03/12/2007
Publication #:
Pub Dt:
09/18/2008
Title:
APPARATUS AND METHOD FOR INTEGRATING NONVOLATILE MEMORY CAPABILITY WITHIN SRAM DEVICES
14
Patent #:
Issue Dt:
01/31/2012
Application #:
11684775
Filing Dt:
03/12/2007
Publication #:
Pub Dt:
09/18/2008
Title:
METHOD AND SYSTEM FOR SOFT ERROR RECOVERY DURING PROCESSOR EXECUTION
15
Patent #:
Issue Dt:
02/03/2009
Application #:
11684855
Filing Dt:
03/12/2007
Publication #:
Pub Dt:
07/05/2007
Title:
STRAINED SI MOSFET ON TENSILE-STRAINED SIGE-ON-INSULATOR (SGOI)
16
Patent #:
Issue Dt:
02/15/2011
Application #:
11684899
Filing Dt:
03/12/2007
Publication #:
Pub Dt:
09/27/2007
Title:
METHOD AND SYSTEM FOR VERIFYING THE EQUIVALENCE OF DIGITAL CIRCUITS
17
Patent #:
Issue Dt:
07/01/2008
Application #:
11685457
Filing Dt:
03/13/2007
Title:
SEMICONDUCTOR STRUCTURE INCLUDING LAMINATED ISOLATION REGION
18
Patent #:
Issue Dt:
01/25/2011
Application #:
11685458
Filing Dt:
03/13/2007
Publication #:
Pub Dt:
09/18/2008
Title:
CMOS STRUCTURE INCLUDING DIFFERENTIAL CHANNEL STRESSING LAYER COMPOSITIONS
19
Patent #:
Issue Dt:
10/26/2010
Application #:
11685558
Filing Dt:
03/13/2007
Publication #:
Pub Dt:
09/18/2008
Title:
ADVANCED HIGH-K GATE STACK PATTERNING AND STRUCTURE CONTAINING A PATTERNED HIGH-K GATE STACK
20
Patent #:
Issue Dt:
07/14/2009
Application #:
11685904
Filing Dt:
03/14/2007
Publication #:
Pub Dt:
07/19/2007
Title:
INTERNALLY ASYMMETRIC METHOD FOR EVALUATING STATIC MEMORY CELL DYNAMIC STABILITY
21
Patent #:
Issue Dt:
04/07/2009
Application #:
11685905
Filing Dt:
03/14/2007
Publication #:
Pub Dt:
07/05/2007
Title:
METHOD FOR EVALUATING LEAKAGE EFFECTS ON STATIC MEMORY CELL ACCESS TIME
22
Patent #:
Issue Dt:
11/18/2008
Application #:
11686013
Filing Dt:
03/14/2007
Publication #:
Pub Dt:
09/18/2008
Title:
PROCESS FOR MAKING FINFET DEVICE WITH BODY CONTACT AND BURIED OXIDE JUNCTION ISOLATION
23
Patent #:
Issue Dt:
11/04/2008
Application #:
11686415
Filing Dt:
03/15/2007
Publication #:
Pub Dt:
09/18/2008
Title:
METHOD AND STRUCTURE FOR INCREASING EFFECTIVE TRANSISTOR WIDTH IN MEMORY ARRAYS WITH DUAL BITLINES
24
Patent #:
Issue Dt:
02/23/2010
Application #:
11686972
Filing Dt:
03/16/2007
Publication #:
Pub Dt:
09/18/2008
Title:
PUMP STRUCTURES INTEGRAL TO A FLUID FILLED HEAT TRANSFER APPARATUS
25
Patent #:
Issue Dt:
07/22/2008
Application #:
11687000
Filing Dt:
03/16/2007
Publication #:
Pub Dt:
07/19/2007
Title:
FLIP FERAM CELL AND METHOD TO FORM SAME
26
Patent #:
Issue Dt:
02/22/2011
Application #:
11687003
Filing Dt:
03/16/2007
Publication #:
Pub Dt:
07/19/2007
Title:
SCAN CHAIN DIAGNOSTICS USING LOGIC PATHS
27
Patent #:
Issue Dt:
02/01/2011
Application #:
11687017
Filing Dt:
03/16/2007
Publication #:
Pub Dt:
07/05/2007
Title:
METAL SEED LAYER DEPOSITION
28
Patent #:
Issue Dt:
05/04/2010
Application #:
11687037
Filing Dt:
03/16/2007
Publication #:
Pub Dt:
09/18/2008
Title:
THERMAL PILLOW
29
Patent #:
Issue Dt:
12/28/2010
Application #:
11687230
Filing Dt:
03/16/2007
Publication #:
Pub Dt:
09/18/2008
Title:
STRUCTURE AND METHOD FOR SUB-RESOLUTION DUMMY CLEAR SHAPES FOR IMPROVED GATE DIMENSIONAL CONTROL
30
Patent #:
Issue Dt:
05/18/2010
Application #:
11687245
Filing Dt:
03/16/2007
Publication #:
Pub Dt:
09/18/2008
Title:
HIGH DYNAMIC RANGE IMAGING CELL WITH ELECTRONIC SHUTTER EXTENSIONS
31
Patent #:
Issue Dt:
09/18/2012
Application #:
11687427
Filing Dt:
03/16/2007
Publication #:
Pub Dt:
09/18/2008
Title:
SYMBOLIC DEPTH-FIRST SEARCHES USING CONTROL FLOW INFORMATION FOR IMPROVED REACHABILITY ANALYSIS
32
Patent #:
Issue Dt:
01/29/2008
Application #:
11687731
Filing Dt:
03/19/2007
Publication #:
Pub Dt:
07/12/2007
Title:
METHOD OF ADDING FABRICATION MONITORS TO INTEGRATED CIRCUIT CHIPS
33
Patent #:
Issue Dt:
01/27/2009
Application #:
11688455
Filing Dt:
03/20/2007
Publication #:
Pub Dt:
09/25/2008
Title:
RETENTION-TIME CONTROL AND ERROR MANAGEMENT IN A CACHE SYSTEM COMPRISING DYNAMIC STORAGE
34
Patent #:
Issue Dt:
05/05/2009
Application #:
11688562
Filing Dt:
03/20/2007
Publication #:
Pub Dt:
09/25/2008
Title:
VERTICAL TRENCH MEMORY CELL WITH INSULATING RING
35
Patent #:
Issue Dt:
03/03/2009
Application #:
11689096
Filing Dt:
03/21/2007
Publication #:
Pub Dt:
11/06/2008
Title:
PROGRAMMABLE HEAVY-ION SENSING DEVICE FOR ACCELERATED DRAM SOFT ERROR DETECTION
36
Patent #:
Issue Dt:
03/03/2009
Application #:
11689549
Filing Dt:
03/22/2007
Publication #:
Pub Dt:
08/09/2007
Title:
CHEVRON CMOS TRIGATE STRUCTURE
37
Patent #:
NONE
Issue Dt:
Application #:
11689884
Filing Dt:
03/22/2007
Publication #:
Pub Dt:
09/25/2008
Title:
METHOD FOR REMOVING MATERIAL FROM A SEMICONDUCTOR
38
Patent #:
Issue Dt:
06/22/2010
Application #:
11690181
Filing Dt:
03/23/2007
Publication #:
Pub Dt:
11/06/2008
Title:
THROUGH-WAFER VIAS
39
Patent #:
Issue Dt:
02/22/2011
Application #:
11690258
Filing Dt:
03/23/2007
Publication #:
Pub Dt:
09/25/2008
Title:
METHOD OF FORMING ASYMMETRIC SPACERS AND METHODS OF FABRICATING SEMICONDUCTOR DEVICE USING ASYMMETRIC SPACERS
40
Patent #:
Issue Dt:
08/16/2011
Application #:
11690295
Filing Dt:
03/23/2007
Publication #:
Pub Dt:
09/25/2008
Title:
ORIENTING, POSITIONING, AND FORMING NANOSCALE STRUCTURES
41
Patent #:
Issue Dt:
01/25/2011
Application #:
11690619
Filing Dt:
03/23/2007
Publication #:
Pub Dt:
09/25/2008
Title:
REVERSE CONCATENATION FOR PRODUCT CODES
42
Patent #:
Issue Dt:
01/18/2011
Application #:
11690635
Filing Dt:
03/23/2007
Publication #:
Pub Dt:
09/25/2008
Title:
REVERSE CONCATENATION FOR PRODUCT CODES
43
Patent #:
Issue Dt:
12/25/2012
Application #:
11690682
Filing Dt:
05/08/2007
Publication #:
Pub Dt:
11/13/2008
Title:
PACKAGE INTEGRATED SOFT MAGNETIC FILM FOR IMPROVEMENT IN ON-CHIP INDUCTOR PERFORMANCE
44
Patent #:
Issue Dt:
11/19/2013
Application #:
11690975
Filing Dt:
03/26/2007
Publication #:
Pub Dt:
10/02/2008
Title:
SILICON ON INSULATOR (SOI) FIELD EFFECT TRANSISTORS (FETS) WITH ADJACENT BODY CONTACTS
45
Patent #:
Issue Dt:
01/27/2009
Application #:
11691001
Filing Dt:
03/26/2007
Publication #:
Pub Dt:
10/02/2008
Title:
USE OF DILUTE HYDROCHLORIC ACID IN ADVANCED INTERCONNECT CONTACT CLEAN IN NICKEL SEMICONDUCTOR TECHNOLOGIES
46
Patent #:
Issue Dt:
05/25/2010
Application #:
11691755
Filing Dt:
03/27/2007
Publication #:
Pub Dt:
10/02/2008
Title:
ELECTRICALLY TUNABLE RESISTOR AND RELATED METHODS
47
Patent #:
Issue Dt:
07/13/2010
Application #:
11691856
Filing Dt:
03/27/2007
Publication #:
Pub Dt:
10/02/2008
Title:
METHOD AND APPARATUS FOR ON-THE-FLY MINIMUM POWER STATE TRANSITION
48
Patent #:
Issue Dt:
09/06/2011
Application #:
11692336
Filing Dt:
03/28/2007
Publication #:
Pub Dt:
10/02/2008
Title:
INTEGRATED CIRCUIT HAVING RESISTOR BETWEEN BEOL INTERCONNECT AND FEOL STRUCTURE AND RELATED METHOD
49
Patent #:
Issue Dt:
05/05/2009
Application #:
11692402
Filing Dt:
03/28/2007
Publication #:
Pub Dt:
10/02/2008
Title:
CMOS GATE CONDUCTOR HAVING CROSS-DIFFUSION BARRIER
50
Patent #:
Issue Dt:
04/08/2008
Application #:
11692453
Filing Dt:
03/28/2007
Publication #:
Pub Dt:
07/26/2007
Title:
STRUCTURE FOR REDUCING OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS
51
Patent #:
Issue Dt:
11/10/2009
Application #:
11692473
Filing Dt:
03/28/2007
Publication #:
Pub Dt:
07/12/2007
Title:
BURIED PLATE STRUCTURE FOR VERTICAL DRAM DEVICES
52
Patent #:
Issue Dt:
09/07/2010
Application #:
11693035
Filing Dt:
03/29/2007
Publication #:
Pub Dt:
10/02/2008
Title:
METAL SILICIDE ALLOY LOCAL INTERCONNECT
53
Patent #:
Issue Dt:
08/17/2010
Application #:
11693041
Filing Dt:
03/29/2007
Publication #:
Pub Dt:
10/02/2008
Title:
NON-PLANAR FUSE STRUCTURE INCLUDING ANGULAR BEND
54
Patent #:
Issue Dt:
06/15/2010
Application #:
11693153
Filing Dt:
03/29/2007
Publication #:
Pub Dt:
10/02/2008
Title:
STRUCTURE AND METHOD FOR LOW RESISTANCE INTERCONNECTIONS
55
Patent #:
NONE
Issue Dt:
Application #:
11693271
Filing Dt:
03/29/2007
Publication #:
Pub Dt:
10/02/2008
Title:
METHODS FOR FORMING DENSE DIELECTRIC LAYER OVER POROUS DIELECTRICS
56
Patent #:
NONE
Issue Dt:
Application #:
11693377
Filing Dt:
03/29/2007
Publication #:
Pub Dt:
07/26/2007
Title:
STRUCTURE AND METHOD FOR MANUFACTURING PLANAR STRAINED Si/SiGe SUBSTRATE WITH MULTIPLE ORIENTATIONS AND DIFFERENT STRESS LEVELS
57
Patent #:
Issue Dt:
07/14/2009
Application #:
11693409
Filing Dt:
03/29/2007
Publication #:
Pub Dt:
12/13/2007
Title:
DUV LASER ANNEALING AND STABILIZATION OF SICOH FILMS
58
Patent #:
Issue Dt:
11/08/2011
Application #:
11694025
Filing Dt:
03/30/2007
Publication #:
Pub Dt:
10/02/2008
Title:
MULTI-BIT MEMORY ERROR DETECTION AND CORRECTION SYSTEM AND METHOD
59
Patent #:
Issue Dt:
10/14/2008
Application #:
11694104
Filing Dt:
03/30/2007
Publication #:
Pub Dt:
10/02/2008
Title:
INTEGRATION SCHEMES FOR FABRICATING POLYSILICON GATE MOSFET AND HIGH-K DIELECTRIC METAL GATE MOSFET
60
Patent #:
Issue Dt:
07/06/2010
Application #:
11694117
Filing Dt:
03/30/2007
Publication #:
Pub Dt:
10/02/2008
Title:
RELEASE LAYER FOR IMPRINTED PHOTOCATIONIC CURABLE RESINS
61
Patent #:
Issue Dt:
01/04/2011
Application #:
11694940
Filing Dt:
03/30/2007
Publication #:
Pub Dt:
10/02/2008
Title:
INSTRUCTION ENCODING IN A HARDWARE SIMULATION ACCELERATOR
62
Patent #:
NONE
Issue Dt:
Application #:
11695461
Filing Dt:
04/02/2007
Publication #:
Pub Dt:
10/02/2008
Title:
METHOD FOR READING INFORMATION FROM A HIERARCHICAL DESIGN
63
Patent #:
Issue Dt:
02/24/2009
Application #:
11695700
Filing Dt:
04/03/2007
Publication #:
Pub Dt:
10/09/2008
Title:
INTELLIGENT, SELF-PROPELLED AUTOMATIC GRID CRAWLER HIGH IMPEDANCE FAULT DETECTOR AND HIGH IMPEDANCE FAULT DETECTING SYSTEM
64
Patent #:
Issue Dt:
05/26/2009
Application #:
11696268
Filing Dt:
04/04/2007
Publication #:
Pub Dt:
10/09/2008
Title:
MULTIPLE REFERENCE FREQUENCY FRACTIONAL-N PLL (PHASE-LOCKED LOOP)
65
Patent #:
Issue Dt:
04/13/2010
Application #:
11696331
Filing Dt:
04/04/2007
Publication #:
Pub Dt:
08/30/2007
Title:
FINFET BODY CONTACT STRUCTURE
66
Patent #:
Issue Dt:
08/10/2010
Application #:
11696507
Filing Dt:
04/04/2007
Publication #:
Pub Dt:
10/09/2008
Title:
METHOD FOR COMPOSITION CONTROL OF A METAL COMPOUND FILM
67
Patent #:
Issue Dt:
09/06/2011
Application #:
11696753
Filing Dt:
04/05/2007
Publication #:
Pub Dt:
10/09/2008
Title:
COMPLIANT MOLD FILL HEAD WITH INTEGRATED CAVITY VENTING AND SOLDER COOLING
68
Patent #:
NONE
Issue Dt:
Application #:
11696846
Filing Dt:
04/05/2007
Publication #:
Pub Dt:
10/09/2008
Title:
METHOD OF FABRICATING SOI nMOSFET AND THE STRUCTURE THEREOF
69
Patent #:
Issue Dt:
02/26/2008
Application #:
11697036
Filing Dt:
04/05/2007
Publication #:
Pub Dt:
08/09/2007
Title:
ENHANCED SENSING IN A HIERARCHICAL MEMORY ARCHITECTURE
70
Patent #:
NONE
Issue Dt:
Application #:
11697102
Filing Dt:
04/05/2007
Publication #:
Pub Dt:
10/09/2008
Title:
SHALLOW TRENCH ISOLATION SELF-ALIGNED TO TEMPLATED RECRYSTALLIZATION BOUNDARY
71
Patent #:
Issue Dt:
09/28/2010
Application #:
11697782
Filing Dt:
04/09/2007
Publication #:
Pub Dt:
10/09/2008
Title:
CONSTRAINT PROGRAMMING FOR REDUCTION OF SYSTEM TEST-CONFIGURATION-MATRIX COMPLEXITY
72
Patent #:
Issue Dt:
10/27/2009
Application #:
11697798
Filing Dt:
04/09/2007
Publication #:
Pub Dt:
08/23/2007
Title:
TECHNOLOGY MIGRATION FOR INTEGRATED CIRCUITS WITH RADICAL DESIGN RESTRICTIONS
73
Patent #:
Issue Dt:
01/25/2011
Application #:
11698182
Filing Dt:
01/25/2007
Publication #:
Pub Dt:
07/31/2008
Title:
BLEACHABLE MATERIALS FOR LITHOGRAPHY
74
Patent #:
Issue Dt:
10/13/2009
Application #:
11701377
Filing Dt:
02/02/2007
Publication #:
Pub Dt:
06/14/2007
Title:
METHOD AND STRUCTURE FOR STRAINED FINFET DEVICES
75
Patent #:
Issue Dt:
01/29/2008
Application #:
11707060
Filing Dt:
02/16/2007
Publication #:
Pub Dt:
09/06/2007
Title:
INTRALEVEL DECOUPLING CAPACITOR, METHOD OF MANUFACTURE AND TESTING CIRCUIT OF THE SAME
76
Patent #:
Issue Dt:
02/10/2009
Application #:
11715751
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
07/19/2007
Title:
PROCESS FOR FORMING A BURIED PLATE
77
Patent #:
Issue Dt:
11/18/2008
Application #:
11718279
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
12/27/2007
Title:
METALIZED ELASTOMERIC ELECTRICAL CONTACTS
78
Patent #:
NONE
Issue Dt:
11/18/2008
Application #:
11718279
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
12/27/2007
PCT #:
US2005035324
Title:
METALIZED ELASTOMERIC ELECTRICAL CONTACTS
79
Patent #:
Issue Dt:
11/08/2011
Application #:
11718283
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
04/24/2008
Title:
METALIZED ELASTOMERIC PROBE STRUCTURE
80
Patent #:
NONE
Issue Dt:
11/08/2011
Application #:
11718283
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
04/24/2008
PCT #:
US2005035322
Title:
METALIZED ELASTOMERIC PROBE STRUCTURE
81
Patent #:
Issue Dt:
10/12/2010
Application #:
11733058
Filing Dt:
04/09/2007
Publication #:
Pub Dt:
10/09/2008
Title:
REPRESENTING AND PROPAGATING A VARIATIONAL VOLTAGE WAVEFORM IN STATISTICAL STATIC TIMING ANALYSIS OF DIGITAL CIRCUITS
82
Patent #:
Issue Dt:
09/02/2008
Application #:
11733406
Filing Dt:
04/10/2007
Title:
COUPLING ELEMENT ALIGNMENT USING WAVEGUIDE FIDUCIALS
83
Patent #:
Issue Dt:
08/25/2009
Application #:
11733523
Filing Dt:
04/10/2007
Publication #:
Pub Dt:
10/16/2008
Title:
FOUR-TERMINAL PROGRAMMABLE VIA-CONTAINING STRUCTURE AND METHOD OF FABRICATING SAME
84
Patent #:
Issue Dt:
10/27/2009
Application #:
11734059
Filing Dt:
04/11/2007
Publication #:
Pub Dt:
10/16/2008
Title:
MAINTAIN OWNING APPLICATION INFORMATION OF DATA FOR A DATA STORAGE SYSTEM
85
Patent #:
Issue Dt:
11/03/2009
Application #:
11734097
Filing Dt:
04/11/2007
Publication #:
Pub Dt:
10/16/2008
Title:
MAINTAIN OWNING APPLICATION INFORMATION OF DATA FOR A DATA STORAGE SYSTEM
86
Patent #:
Issue Dt:
03/29/2016
Application #:
11734634
Filing Dt:
04/12/2007
Publication #:
Pub Dt:
10/16/2008
Title:
DEVICE SELECT SYSTEM FOR MULTI-DEVICE ELECTRONIC SYSTEM
87
Patent #:
Issue Dt:
02/05/2013
Application #:
11734786
Filing Dt:
04/12/2007
Publication #:
Pub Dt:
10/16/2008
Title:
ERROR CHECKING ADDRESSABLE BLOCKS IN STORAGE
88
Patent #:
NONE
Issue Dt:
Application #:
11734838
Filing Dt:
04/13/2007
Publication #:
Pub Dt:
10/16/2008
Title:
Method and Apparatus for Reducing Jitter in Multi-Gigahertz Systems
89
Patent #:
Issue Dt:
05/18/2010
Application #:
11734888
Filing Dt:
04/13/2007
Publication #:
Pub Dt:
10/16/2008
Title:
FORMING SILICIDED GATE AND CONTACTS FROM POLYSILICON GERMANIUM AND STRUCTURE FORMED
90
Patent #:
Issue Dt:
09/07/2010
Application #:
11734958
Filing Dt:
04/13/2007
Publication #:
Pub Dt:
10/16/2008
Title:
METAL CAP FOR INTERCONNECT STRUCTURES
91
Patent #:
Issue Dt:
10/14/2008
Application #:
11735075
Filing Dt:
04/13/2007
Publication #:
Pub Dt:
08/09/2007
Title:
METHODS FOR FORMING A WRAP-AROUND GATE FIELD EFFECT TRANSISTOR
92
Patent #:
Issue Dt:
10/23/2012
Application #:
11735152
Filing Dt:
04/13/2007
Publication #:
Pub Dt:
10/16/2008
Title:
SOFTWARE FACTORY READINESS REVIEW
93
Patent #:
Issue Dt:
02/15/2011
Application #:
11735155
Filing Dt:
04/13/2007
Publication #:
Pub Dt:
09/13/2007
Title:
ELECTRONIC MODULE COMPRISING MEMORY AND INTEGRATED CIRCUIT PROCESSOR CHIPS FORMED ON A MICROCHANNEL COOLING DEVICE
94
Patent #:
Issue Dt:
10/02/2012
Application #:
11735510
Filing Dt:
04/16/2007
Publication #:
Pub Dt:
10/16/2008
Title:
AUTOMATIC GENERATION OF TEST SUITE FOR PROCESSOR ARCHITECTURE COMPLIANCE
95
Patent #:
NONE
Issue Dt:
Application #:
11735652
Filing Dt:
04/16/2007
Publication #:
Pub Dt:
10/16/2008
Title:
E FUSE CIRCUIT WITH TRANSISTOR THRESHOLD VOLTAGE SHIFTING UNDER FATIGUING CONDITIONS AND METHOD
96
Patent #:
Issue Dt:
11/18/2008
Application #:
11735711
Filing Dt:
04/16/2007
Publication #:
Pub Dt:
10/18/2007
Title:
ULTRA SCALABLE HIGH SPEED HETEROJUNCTION VERTICAL N-CHANNEL MISFETS AND METHODS THEREOF
97
Patent #:
NONE
Issue Dt:
Application #:
11735988
Filing Dt:
04/16/2007
Publication #:
Pub Dt:
08/09/2007
Title:
Integrated Circuit Chip Utilizing Dielectric Layer Having Oriented Cylindrical Voids Formed from Carbon Nanotubes
98
Patent #:
Issue Dt:
05/19/2015
Application #:
11736188
Filing Dt:
04/17/2007
Publication #:
Pub Dt:
10/23/2008
Title:
OHT ACCESSIBLE HIGH DENSITY STOCKER AND METHOD
99
Patent #:
Issue Dt:
02/19/2013
Application #:
11736599
Filing Dt:
04/18/2007
Publication #:
Pub Dt:
08/09/2007
Title:
SCHOTTKY BARRIER DIODE AND METHOD OF FORMING A SCHOTTKY BARRIER DIODE
100
Patent #:
Issue Dt:
12/09/2008
Application #:
11736600
Filing Dt:
04/18/2007
Publication #:
Pub Dt:
12/13/2007
Title:
INCREASE PRODUCTIVITY AT WAFER TEST USING PROBE RETEST DATA ANALYSIS
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 03:04 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT