USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	036550/0001			Pages:	983
		Recorded:	09/03/2015
Attorney Dkt #:	3718.266
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 14793
Page 66 of 148
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148

Patent #:	7917806	Issue Dt:	03/29/2011	Application #:	11958680	Filing Dt:	12/18/2007
Publication #:	US20090158092	Pub Dt:	06/18/2009
Title:	SYSTEM AND METHOD FOR INDICATING STATUS OF AN ON-CHIP POWER SUPPLY SYSTEM

Patent #:	7831936	Issue Dt:	11/09/2010	Application #:	11959525	Filing Dt:	12/19/2007
Publication #:	US20090164961	Pub Dt:	06/25/2009
Title:	DESIGN STRUCTURE FOR A SYSTEM FOR CONTROLLING ACCESS TO ADDRESSABLE INTEGRATED CIRCUITS

Patent #:	NONE	Issue Dt:		Application #:	11959886	Filing Dt:	12/19/2007
Publication #:	US20090159947	Pub Dt:	06/25/2009
Title:	SIMPLIFIED VERTICAL ARRAY DEVICE DRAM/eDRAM INTEGRATION

Patent #:	8421128	Issue Dt:	04/16/2013	Application #:	11960030	Filing Dt:	12/19/2007
Publication #:	US20090160013	Pub Dt:	06/25/2009
Title:	SEMICONDUCTOR DEVICE HEAT DISSIPATION STRUCTURE

Patent #:	8106457	Issue Dt:	01/31/2012	Application #:	11960051	Filing Dt:	12/19/2007
Publication #:	US20080093634	Pub Dt:	04/24/2008
Title:	SILICON-ON-INSULATOR BASED RADIATION DETECTION DEVICE AND METHOD

Patent #:	7679408	Issue Dt:	03/16/2010	Application #:	11960832	Filing Dt:	12/20/2007
Publication #:	US20090160492	Pub Dt:	06/25/2009
Title:	GLITCHLESS CLOCK MULTIPLEXER OPTIMIZED FOR SYNCHRONOUS AND ASYNCHRONOUS CLOCKS

Patent #:	7861204	Issue Dt:	12/28/2010	Application #:	11960853	Filing Dt:	12/20/2007
Publication #:	US20090164964	Pub Dt:	06/25/2009
Title:	DESIGN STRUCTURES INCLUDING INTEGRATED CIRCUITS FOR REDUCING ELECTROMIGRATION EFFECT

Patent #:	7943453	Issue Dt:	05/17/2011	Application #:	11960881	Filing Dt:	12/20/2007
Publication #:	US20090159991	Pub Dt:	06/25/2009
Title:	CMOS DEVICES WITH DIFFERENT METALS IN GATE ELECTRODES USING SPIN ON LOW-K MATERIAL AS HARD MASK

Patent #:	7750388	Issue Dt:	07/06/2010	Application #:	11961076	Filing Dt:	12/20/2007
Publication #:	US20090159948	Pub Dt:	06/25/2009
Title:	TRENCH METAL-INSULATOR METAL (MIM) CAPACITORS

Patent #:	7910413	Issue Dt:	03/22/2011	Application #:	11961308	Filing Dt:	12/20/2007
Publication #:	US20080105897	Pub Dt:	05/08/2008
Title:	STRUCTURE AND METHOD OF FABRICATING FINFET WITH BURIED CHANNEL

Patent #:	8170157	Issue Dt:	05/01/2012	Application #:	11961545	Filing Dt:	12/20/2007
Publication #:	US20080175344	Pub Dt:	07/24/2008
Title:	LOW JITTER COMMUNICATION SYSTEM

Patent #:	7723714	Issue Dt:	05/25/2010	Application #:	11961593	Filing Dt:	12/20/2007
Publication #:	US20080149911	Pub Dt:	06/26/2008
Title:	PROGRAMMABLE-RESISTANCE MEMORY CELL

Patent #:	NONE	Issue Dt:		Application #:	11962271	Filing Dt:	12/21/2007
Publication #:	US20080093342	Pub Dt:	04/24/2008
Title:	ETCHING APPARATUS FOR SEMICONDUTOR FABRICATION

Patent #:	7710302	Issue Dt:	05/04/2010	Application #:	11962276	Filing Dt:	12/21/2007
Publication #:	US20090160689	Pub Dt:	06/25/2009
Title:	DESIGN STRUCTURES AND SYSTEMS INVOLVING DIGITAL TO ANALOG CONVERTERS

Patent #:	7861114	Issue Dt:	12/28/2010	Application #:	11962718	Filing Dt:	12/21/2007
Publication #:	US20080168307	Pub Dt:	07/10/2008
Title:	SYSTEM AND METHOD FOR RECOVERY OF MEMORY TRANSACTIONS

Patent #:	7790593	Issue Dt:	09/07/2010	Application #:	11962796	Filing Dt:	12/21/2007
Publication #:	US20080153270	Pub Dt:	06/26/2008
Title:	METHOD FOR TUNING EPITAXIAL GROWTH BY INTERFACIAL DOPING AND STRUCTURE INCLUDING SAME

Patent #:	7853917	Issue Dt:	12/14/2010	Application #:	11963267	Filing Dt:	12/21/2007
Publication #:	US20100146474	Pub Dt:	06/10/2010
Title:	SYSTEM FOR BUILDING BINARY DECISION DIAGRAMS EFFICIENTLY IN A STRUCTURAL NETWORK REPRESENTATION OF A DIGITAL CIRCUIT

Patent #:	7836413	Issue Dt:	11/16/2010	Application #:	11963325	Filing Dt:	12/21/2007
Publication #:	US20100138805	Pub Dt:	06/03/2010
Title:	BUILDING BINARY DECISION DIAGRAMS EFFICIENTLY IN A STRUCTURAL NETWORK REPRESENTATION OF A DIGITAL CIRCUIT

Patent #:	7483322	Issue Dt:	01/27/2009	Application #:	11963794	Filing Dt:	12/22/2007
Publication #:	US20080094878	Pub Dt:	04/24/2008
Title:	RING OSCILLATOR ROW CIRCUIT FOR EVALUATING MEMORY CELL PERFORMANCE

Patent #:	NONE	Issue Dt:		Application #:	11964337	Filing Dt:	12/26/2007
Publication #:	US20090166798	Pub Dt:	07/02/2009
Title:	DESIGN METHODOLOGY FOR GUARD RING DESIGN RESISTANCE OPTIMIZATION FOR LATCHUP PREVENTION

Patent #:	7761820	Issue Dt:	07/20/2010	Application #:	11964757	Filing Dt:	12/27/2007
Publication #:	US20080109106	Pub Dt:	05/08/2008
Title:	AUTOMATED MIGRATION OF ANALOG AND MIXED-SIGNAL VLSI DESIGN

Patent #:	8020032	Issue Dt:	09/13/2011	Application #:	11965015	Filing Dt:	12/27/2007
Publication #:	US20090172468	Pub Dt:	07/02/2009
Title:	METHOD FOR PROVIDING DEFERRED MAINTENANCE ON STORAGE SUBSYSTEMS

Patent #:	NONE	Issue Dt:		Application #:	11965186	Filing Dt:	12/27/2007
Publication #:	US20080178129	Pub Dt:	07/24/2008
Title:	Comparator Circuit and Method for Operating a Comparator Circuit

Patent #:	8166439	Issue Dt:	04/24/2012	Application #:	11966043	Filing Dt:	12/28/2007
Publication #:	US20090172608	Pub Dt:	07/02/2009
Title:	TECHNIQUES FOR SELECTING SPARES TO IMPLEMENT A DESIGN CHANGE IN AN INTEGRATED CIRCUIT

Patent #:	7721240	Issue Dt:	05/18/2010	Application #:	11966135	Filing Dt:	12/28/2007
Publication #:	US20080104568	Pub Dt:	05/01/2008
Title:	SYSTEMATIC YIELD IN SEMICONDUCTOR MANUFACTURE

Patent #:	NONE	Issue Dt:		Application #:	11966171	Filing Dt:	12/28/2007
Publication #:	US20090172627	Pub Dt:	07/02/2009
Title:	Design Structure for a Clock System for a Plurality of Functional Blocks

Patent #:	7418069	Issue Dt:	08/26/2008	Application #:	11966438	Filing Dt:	12/28/2007
Publication #:	US20080112521	Pub Dt:	05/15/2008
Title:	CLOCK DATA RECOVERING SYSTEM WITH EXTERNAL EARLY/LATE INPUT

Patent #:	7949971	Issue Dt:	05/24/2011	Application #:	11966493	Filing Dt:	12/28/2007
Publication #:	US20090172615	Pub Dt:	07/02/2009
Title:	METHOD AND APPARATUS FOR ON-THE-FLY MINIMUM POWER STATE TRANSITION

Patent #:	8138448	Issue Dt:	03/20/2012	Application #:	11967459	Filing Dt:	12/31/2007
Publication #:	US20090169886	Pub Dt:	07/02/2009
Title:	NEGATIVE COEFFICIENT THERMAL EXPANSION ENGINEERED PARTICLES FOR COMPOSITE FABRICATION

Patent #:	NONE	Issue Dt:		Application #:	11968396	Filing Dt:	01/02/2008
Publication #:	US20090166770	Pub Dt:	07/02/2009
Title:	METHOD OF FABRICATING GATE ELECTRODE FOR GATE OF MOSFET AND STRUCTURE THEREOF

Patent #:	7710141	Issue Dt:	05/04/2010	Application #:	11968444	Filing Dt:	01/02/2008
Publication #:	US20090167336	Pub Dt:	07/02/2009
Title:	METHOD AND APPARATUS FOR DYNAMIC CHARACTERIZATION OF RELIABILITY WEAROUT MECHANISMS

Patent #:	7736966	Issue Dt:	06/15/2010	Application #:	11968479	Filing Dt:	01/02/2008
Publication #:	US20080096339	Pub Dt:	04/24/2008
Title:	CMOS DEVICES WITH HYBRID CHANNEL ORIENTATIONS AND METHOD FOR FABRICATING THE SAME

Patent #:	NONE	Issue Dt:		Application #:	11968669	Filing Dt:	01/03/2008
Publication #:	US20080099149	Pub Dt:	05/01/2008
Title:	REWORK PROCESS FOR REMOVING RESIDUAL UV ADHESIVE FROM C4 WAFER SURFACES

Patent #:	8440522	Issue Dt:	05/14/2013	Application #:	11968686	Filing Dt:	01/03/2008
Publication #:	US20080102543	Pub Dt:	05/01/2008
Title:	INCREASING AN ELECTRICAL RESISTANCE OF A RESISTOR BY OXIDATION

Patent #:	NONE	Issue Dt:		Application #:	11968695	Filing Dt:	01/03/2008
Publication #:	US20080127485	Pub Dt:	06/05/2008
Title:	VENTS WITH SIGNAL IMAGE FOR SIGNAL RETURN PATH

Patent #:	NONE	Issue Dt:		Application #:	11968770	Filing Dt:	01/03/2008
Publication #:	US20080134126	Pub Dt:	06/05/2008
Title:	DATA PROCESSING IN DIGITAL SYSTEMS

Patent #:	8168542	Issue Dt:	05/01/2012	Application #:	11968771	Filing Dt:	01/03/2008
Publication #:	US20090176040	Pub Dt:	07/09/2009
Title:	METHODS OF FORMING TUBULAR OBJECTS

Patent #:	8012811	Issue Dt:	09/06/2011	Application #:	11968778	Filing Dt:	01/03/2008
Publication #:	US20090176062	Pub Dt:	07/09/2009
Title:	METHODS OF FORMING FEATURES IN INTEGRATED CIRCUITS

Patent #:	7968987	Issue Dt:	06/28/2011	Application #:	11968831	Filing Dt:	01/03/2008
Publication #:	US20080128878	Pub Dt:	06/05/2008
Title:	CARBON DIOXIDE GETTERING FOR A CHIP MODULE ASSEMBLY

Patent #:	7869544	Issue Dt:	01/11/2011	Application #:	11968872	Filing Dt:	01/03/2008
Publication #:	US20090175325	Pub Dt:	07/09/2009
Title:	SYSTEM FOR MEASURING AN EYEWIDTH OF A DATA SIGNAL IN AN ASYNCHRONOUS SYSTEM

Patent #:	7776680	Issue Dt:	08/17/2010	Application #:	11968885	Filing Dt:	01/03/2008
Publication #:	US20090275179	Pub Dt:	11/05/2009
Title:	COMPLEMENTARY METAL OXIDE SEMICONDUCTOR DEVICE WITH AN ELECTROPLATED METAL REPLACEMENT GATE

Patent #:	7728392	Issue Dt:	06/01/2010	Application #:	11968898	Filing Dt:	01/03/2008
Publication #:	US20090174010	Pub Dt:	07/09/2009
Title:	SRAM DEVICE STRUCTURE INCLUDING SAME BAND GAP TRANSISTORS HAVING GATE STACKS WITH HIGH-K DIELECTRICS AND SAME WORK FUNCTION

Patent #:	7996614	Issue Dt:	08/09/2011	Application #:	11969256	Filing Dt:	01/04/2008
Publication #:	US20090177821	Pub Dt:	07/09/2009
Title:	CACHE INTERVENTION ON A SEPARATE DATA BUS WHEN ON-CHIP BUS HAS SEPARATE READ AND WRITE DATA BUSSES

Patent #:	NONE	Issue Dt:		Application #:	11969279	Filing Dt:	01/04/2008
Publication #:	US20080102566	Pub Dt:	05/01/2008
Title:	MULTIPLE LAYER AND CRYSTAL PLANE ORIENTATION SEMICONDUCTOR SUBSTRATE

Patent #:	7777276	Issue Dt:	08/17/2010	Application #:	11969339	Filing Dt:	01/04/2008
Publication #:	US20080099795	Pub Dt:	05/01/2008
Title:	FINFET TRANSISTOR AND CIRCUIT

Patent #:	7759702	Issue Dt:	07/20/2010	Application #:	11969448	Filing Dt:	01/04/2008
Publication #:	US20090173970	Pub Dt:	07/09/2009
Title:	HETERO-JUNCTION BIPOLAR TRANSISTOR (HBT) AND STRUCTURE THEREOF

Patent #:	8140937	Issue Dt:	03/20/2012	Application #:	11969449	Filing Dt:	01/04/2008
Publication #:	US20090177946	Pub Dt:	07/09/2009
Title:	MEMORY INITIALIZATION TIME REDUCTION

Patent #:	7873936	Issue Dt:	01/18/2011	Application #:	11969495	Filing Dt:	01/04/2008
Publication #:	US20090178016	Pub Dt:	07/09/2009
Title:	METHOD FOR QUANTIFYING THE MANUFACTORING COMPLEXITY OF ELECTRICAL DESIGNS

Patent #:	7709079	Issue Dt:	05/04/2010	Application #:	11969496	Filing Dt:	01/04/2008
Publication #:	US20080102252	Pub Dt:	05/01/2008
Title:	METHODS FOR FORMING IMPROVED SELF-ASSEMBLED PATTERNS OF BLOCK COPOLYMERS

Patent #:	7713814	Issue Dt:	05/11/2010	Application #:	11969502	Filing Dt:	01/04/2008
Publication #:	US20090176347	Pub Dt:	07/09/2009
Title:	HYBRID ORIENTATION SUBSTRATE COMPATIBLE DEEP TRENCH CAPACITOR EMBEDDED DRAM

Patent #:	NONE	Issue Dt:		Application #:	11969525	Filing Dt:	01/04/2008
Publication #:	US20090174036	Pub Dt:	07/09/2009
Title:	PLASMA CURING OF PATTERNING MATERIALS FOR AGGRESSIVELY SCALED FEATURES

Patent #:	NONE	Issue Dt:		Application #:	11969551	Filing Dt:	01/04/2008
Publication #:	US20090178015	Pub Dt:	07/09/2009
Title:	METHOD AND SYSTEM FOR REDUCING TURN AROUND TIME OF COMPLICATED ENGINEERING CHANGE ORDERS AND ASIC DESIGN REUTILIZATION

Patent #:	8060772	Issue Dt:	11/15/2011	Application #:	11969601	Filing Dt:	01/04/2008
Publication #:	US20090177918	Pub Dt:	07/09/2009
Title:	STORAGE REDUNDANT ARRAY OF INDEPENDENT DRIVES

Patent #:	NONE	Issue Dt:		Application #:	11969618	Filing Dt:	01/04/2008
Publication #:	US20090173967	Pub Dt:	07/09/2009
Title:	STRAINED-CHANNEL FET COMPRISING TWIST-BONDED SEMICONDUCTOR LAYER

Patent #:	NONE	Issue Dt:		Application #:	11969741	Filing Dt:	01/04/2008
Publication #:	US20080104558	Pub Dt:	05/01/2008
Title:	Method and System for Enhanced Verification Through Structural Target Decomposition

Patent #:	NONE	Issue Dt:		Application #:	11969761	Filing Dt:	01/04/2008
Publication #:	US20080104559	Pub Dt:	05/01/2008
Title:	Method and System for Enhanced Verification Through Structural Target Decomposition

Patent #:	8009461	Issue Dt:	08/30/2011	Application #:	11969981	Filing Dt:	01/07/2008
Publication #:	US20090175068	Pub Dt:	07/09/2009
Title:	SRAM DEVICE, AND SRAM DEVICE DESIGN STRUCTURE, WITH ADAPTABLE ACCESS TRANSISTORS

Patent #:	7923815	Issue Dt:	04/12/2011	Application #:	11969986	Filing Dt:	01/07/2008
Publication #:	US20090174031	Pub Dt:	07/09/2009
Title:	DRAM HAVING DEEP TRENCH CAPACITORS WITH LIGHTLY DOPED BURIED PLATES

Patent #:	7705386	Issue Dt:	04/27/2010	Application #:	11969989	Filing Dt:	01/07/2008
Publication #:	US20090173980	Pub Dt:	07/09/2009
Title:	PROVIDING ISOLATION FOR WORDLINE PASSING OVER DEEP TRENCH CAPACITOR

Patent #:	7917348	Issue Dt:	03/29/2011	Application #:	11969991	Filing Dt:	01/07/2008
Publication #:	US20080133206	Pub Dt:	06/05/2008
Title:	METHOD OF SWITCHING EXTERNAL MODELS IN AN AUTOMATED SYSTEM-ON-CHIP INTEGRATED CIRCUIT DESIGN VERIFICATION SYSTEM

Patent #:	7902051	Issue Dt:	03/08/2011	Application #:	11970100	Filing Dt:	01/07/2008
Publication #:	US20090176354	Pub Dt:	07/09/2009
Title:	METHOD FOR FABRICATION OF SINGLE CRYSTAL DIODES FOR RESISTIVE MEMORIES

Patent #:	7812438	Issue Dt:	10/12/2010	Application #:	11970130	Filing Dt:	01/07/2008
Publication #:	US20090174084	Pub Dt:	07/09/2009
Title:	VIA OFFSETTING TO REDUCE STRESS UNDER THE FIRST LEVEL INTERCONNECT (FLI) IN MICROELECTRONICS PACKAGING

Patent #:	7732922	Issue Dt:	06/08/2010	Application #:	11970149	Filing Dt:	01/07/2008
Publication #:	US20090174075	Pub Dt:	07/09/2009
Title:	SIMULTANEOUS GRAIN MODULATION FOR BEOL APPLICATIONS

Patent #:	7964923	Issue Dt:	06/21/2011	Application #:	11970165	Filing Dt:	01/07/2008
Publication #:	US20090174006	Pub Dt:	07/09/2009
Title:	STRUCTURE AND METHOD OF CREATING ENTIRELY SELF-ALIGNED METALLIC CONTACTS

Patent #:	7485487	Issue Dt:	02/03/2009	Application #:	11970207	Filing Dt:	01/07/2008
Title:	PHASE CHANGE MEMORY CELL WITH ELECTRODE

Patent #:	7928548	Issue Dt:	04/19/2011	Application #:	11970353	Filing Dt:	01/07/2008
Publication #:	US20090174050	Pub Dt:	07/09/2009
Title:	SILICON HEAT SPREADER MOUNTED IN-PLANE WITH A HEAT SOURCE AND METHOD THEREFOR

Patent #:	7915134	Issue Dt:	03/29/2011	Application #:	11970555	Filing Dt:	01/08/2008
Publication #:	US20090004809	Pub Dt:	01/01/2009
Title:	METHOD OF INTEGRATION OF A MIM CAPACITOR WITH A LOWER PLATE OF METAL GATE MATERIAL FORMED ON AN STI REGION OR A SILICIDE REGION FORMED IN OR ON THE SURFACE OF A DOPED WELL WITH A HIGH K DIELECTRIC MATERIAL

Patent #:	7863112	Issue Dt:	01/04/2011	Application #:	11970579	Filing Dt:	01/08/2008
Publication #:	US20090174008	Pub Dt:	07/09/2009
Title:	METHOD AND STRUCTURE TO PROTECT FETS FROM PLASMA DAMAGE DURING FEOL PROCESSING

Patent #:	7687804	Issue Dt:	03/30/2010	Application #:	11970592	Filing Dt:	01/08/2008
Publication #:	US20090173941	Pub Dt:	07/09/2009
Title:	METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURES AND STRUCTURES THEREOF

Patent #:	7838384	Issue Dt:	11/23/2010	Application #:	11970665	Filing Dt:	01/08/2008
Publication #:	US20080099880	Pub Dt:	05/01/2008
Title:	STRUCTURE FOR SYMMETRICAL CAPACITOR

Patent #:	8107800	Issue Dt:	01/31/2012	Application #:	11970693	Filing Dt:	01/08/2008
Publication #:	US20090175606	Pub Dt:	07/09/2009
Title:	METHOD AND STRUCTURE TO CONTROL THERMAL GRADIENTS IN SEMICONDUCTOR WAFERS DURING RAPID THERMAL PROCESSING

Patent #:	7655379	Issue Dt:	02/02/2010	Application #:	11970731	Filing Dt:	01/08/2008
Publication #:	US20090176173	Pub Dt:	07/09/2009
Title:	IONIC, ORGANIC PHOTOACID GENERATORS FOR DUV, MUV AND OPTICAL LITHOGRAPHY BASED ON PERACEPTOR-SUBSTITUTED AROMATIC ANIONS

Patent #:	7982285	Issue Dt:	07/19/2011	Application #:	11970750	Filing Dt:	01/08/2008
Publication #:	US20080111210	Pub Dt:	05/15/2008
Title:	ANTIFUSE STRUCTURE HAVING AN INTEGRATED HEATING ELEMENT

Patent #:	8236476	Issue Dt:	08/07/2012	Application #:	11970761	Filing Dt:	01/08/2008
Publication #:	US20090176174	Pub Dt:	07/09/2009
Title:	MULTIPLE EXPOSURE PHOTOLITHOGRAPHY METHODS AND PHOTORESIST COMPOSITIONS

Patent #:	8039194	Issue Dt:	10/18/2011	Application #:	11970827	Filing Dt:	01/08/2008
Publication #:	US20090176175	Pub Dt:	07/09/2009
Title:	PHOTOACID GENERATORS FOR EXTREME ULTRAVIOLET LITHOGRAPHY

Patent #:	8239828	Issue Dt:	08/07/2012	Application #:	11971056	Filing Dt:	01/08/2008
Publication #:	US20090177910	Pub Dt:	07/09/2009
Title:	METHOD OF RECOVERING FROM SOFTWARE FAILURES USING REPLANNING

Patent #:	8516428	Issue Dt:	08/20/2013	Application #:	11971179	Filing Dt:	01/08/2008
Publication #:	US20080127024	Pub Dt:	05/29/2008
Title:	METHODS, SYSTEMS, AND MEDIA TO IMPROVE MANUFACTURABILITY OF SEMICONDUCTOR DEVICES

Patent #:	7689943	Issue Dt:	03/30/2010	Application #:	11971283	Filing Dt:	01/09/2008
Publication #:	US20080104560	Pub Dt:	05/01/2008
Title:	PARAMETRIC REDUCTION OF SEQUENTIAL DESIGN

Patent #:	NONE	Issue Dt:		Application #:	11971295	Filing Dt:	01/09/2008
Publication #:	US20080109774	Pub Dt:	05/08/2008
Title:	Method and system for parametric reduction of sequential designs

Patent #:	NONE	Issue Dt:		Application #:	11971437	Filing Dt:	01/09/2008
Publication #:	US20090174002	Pub Dt:	07/09/2009
Title:	MOSFET HAVING A HIGH STRESS IN THE CHANNEL REGION

Patent #:	8476758	Issue Dt:	07/02/2013	Application #:	11971470	Filing Dt:	01/09/2008
Publication #:	US20090174067	Pub Dt:	07/09/2009
Title:	AIRGAP-CONTAINING INTERCONNECT STRUCTURE WITH PATTERNABLE LOW-K MATERIAL AND METHOD OF FABRICATING

Patent #:	8217380	Issue Dt:	07/10/2012	Application #:	11971761	Filing Dt:	01/09/2008
Publication #:	US20090173928	Pub Dt:	07/09/2009
Title:	POLYSILICON EMITTER BJT ACCESS DEVICE FOR PCRAM

Patent #:	7838958	Issue Dt:	11/23/2010	Application #:	11971937	Filing Dt:	01/10/2008
Publication #:	US20090179689	Pub Dt:	07/16/2009
Title:	SEMICONDUCTOR ON-CHIP REPAIR SCHEME FOR NEGATIVE BIAS TEMPERATURE INSTABILITY

Patent #:	7901490	Issue Dt:	03/08/2011	Application #:	11972118	Filing Dt:	01/10/2008
Publication #:	US20090180848	Pub Dt:	07/16/2009
Title:	REDUCING INTRODUCTION OF FOREIGN MATERIAL TO WAFERS

Patent #:	7781239	Issue Dt:	08/24/2010	Application #:	11972125	Filing Dt:	01/10/2008
Publication #:	US20090179661	Pub Dt:	07/16/2009
Title:	SEMICONDUCTOR DEVICE DEFECT TYPE DETERMINATION METHOD AND STRUCTURE

Patent #:	NONE	Issue Dt:		Application #:	11972129	Filing Dt:	01/10/2008
Publication #:	US20090181476	Pub Dt:	07/16/2009
Title:	Assembly Method For Reworkable Chip Stacking With Conductive Film

Patent #:	8212337	Issue Dt:	07/03/2012	Application #:	11972175	Filing Dt:	01/10/2008
Publication #:	US20090179306	Pub Dt:	07/16/2009
Title:	ADVANCED LOW K CAP FILM FORMATION PROCESS FOR NANO ELECTRONIC DEVICES

Patent #:	7486123	Issue Dt:	02/03/2009	Application #:	11972233	Filing Dt:	01/10/2008
Publication #:	US20080111606	Pub Dt:	05/15/2008
Title:	SET/RESET LATCH WITH MINIMUM SINGLE EVENT UPSET

Patent #:	8106439	Issue Dt:	01/31/2012	Application #:	11972412	Filing Dt:	01/10/2008
Publication #:	US20080124868	Pub Dt:	05/29/2008
Title:	FIN-TYPE FIELD EFFECT TRANSISTOR

Patent #:	8245084	Issue Dt:	08/14/2012	Application #:	11972678	Filing Dt:	01/11/2008
Publication #:	US20090182994	Pub Dt:	07/16/2009
Title:	TWO-LEVEL REPRESENTATIVE WORKLOAD PHASE DETECTION

Patent #:	7992734	Issue Dt:	08/09/2011	Application #:	11972685	Filing Dt:	01/11/2008
Publication #:	US20090178992	Pub Dt:	07/16/2009
Title:	SEMICONDUCTOR AUTOMATION BUFFER STORAGE IDENTIFICATION SYSTEM AND METHOD

Patent #:	7902606	Issue Dt:	03/08/2011	Application #:	11972811	Filing Dt:	01/11/2008
Publication #:	US20090179272	Pub Dt:	07/16/2009
Title:	DOUBLE GATE DEPLETION MODE MOSFET

Patent #:	7910484	Issue Dt:	03/22/2011	Application #:	11972895	Filing Dt:	01/11/2008
Publication #:	US20090181544	Pub Dt:	07/16/2009
Title:	METHOD FOR PREVENTING BACKSIDE DEFECTS IN DIELECTRIC LAYERS FORMED ON SEMICONDUCTOR SUBSTRATES

Patent #:	7790543	Issue Dt:	09/07/2010	Application #:	11972941	Filing Dt:	01/11/2008
Publication #:	US20090179266	Pub Dt:	07/16/2009
Title:	DEVICE STRUCTURES FOR A METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR AND METHODS OF FABRICATING SUCH DEVICE STRUCTURES

Patent #:	7732270	Issue Dt:	06/08/2010	Application #:	11972964	Filing Dt:	01/11/2008
Publication #:	US20080108228	Pub Dt:	05/08/2008
Title:	DEVICE HAVING ENHANCED STRESS STATE AND RELATED METHODS

Patent #:	7738283	Issue Dt:	06/15/2010	Application #:	11981882	Filing Dt:	10/31/2007
Publication #:	US20090109733	Pub Dt:	04/30/2009
Title:	DESIGN STRUCTURE FOR SRAM ACTIVE WRITE ASSIST FOR IMPROVED OPERATIONAL MARGINS

Patent #:	7873922	Issue Dt:	01/18/2011	Application #:	11985956	Filing Dt:	11/19/2007
Publication #:	US20090128161	Pub Dt:	05/21/2009
Title:	STRUCTURE FOR ROBUST CABLE CONNECTIVITY TEST RECEIVER FOR HIGH-SPEED DATA RECEIVER

Patent #:	8219041	Issue Dt:	07/10/2012	Application #:	11985963	Filing Dt:	11/19/2007
Publication #:	US20090129485	Pub Dt:	05/21/2009
Title:	DESIGN STRUCTURE FOR TRANSMITTER BANDWIDTH OPTIMIZATION CIRCUIT

Patent #:	8024679	Issue Dt:	09/20/2011	Application #:	11999627	Filing Dt:	12/06/2007
Publication #:	US20090146692	Pub Dt:	06/11/2009
Title:	STRUCTURE FOR APPARATUS FOR REDUCED LOADING OF SIGNAL TRANSMISSION ELEMENTS

100

Patent #:	7879650	Issue Dt:	02/01/2011	Application #:	12002807	Filing Dt:	12/19/2007
Publication #:	US20080108186	Pub Dt:	05/08/2008
Title:	METHOD OF PROVIDING PROTECTION AGAINST CHARGING DAMAGE IN HYBRID ORIENTATION TRANSISTORS

Assignor

INTERNATIONAL BUSINESS MACHINES CORPORATION

Exec Dt:

06/29/2015

Assignee

GLOBALFOUNDRIES U.S. 2 LLC

2070 ROUTE 52

HOPEWELL JUNCTION, NEW YORK 12533

Correspondence name and address
	HESLIN ROTHENBERG FARLEY & MESITI P.C.
	5 COLUMBIA CIRCLE
	ALBANY, NY 12203

Search Results as of: 05/09/2024 05:59 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6