|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12533389
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
METHOD FOR MANUFACTURING A FINFET DEVICE COMPRISING A MASK TO DEFINE A GATE PERIMETER AND ANOTHER MASK TO DEFINE FIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12533427
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
MONOLITHIC HIGH ASPECT RATIO NANO-SIZE SCANNING PROBE MICROSCOPE (SPM) TIP FORMED BY NANOWIRE GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12533453
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
SILICON WAFER BASED STRUCTURE FOR HETEROSTRUCTURE SOLAR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12533521
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
AVALANCHE IMPACT IONIZATION AMPLIFICATION DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12533548
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
ITERATIVE WRITE PAUSING TECHNIQUES TO IMPROVE READ LATENCY OF MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12533587
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
CONTAINMENT FOR A PATTERNED METAL THERMAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12533766
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
Method of Forming Metallized Elastomeric Electrical Contacts
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12534427
|
Filing Dt:
|
08/03/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
IMAGE SENSOR PIXEL STRUCTURE EMPLOYING A SHARED FLOATING DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12534478
|
Filing Dt:
|
08/03/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
INTERCONNECT STRUCTURE HAVING ENHANCED ELECTROMIGRATION RELIABILTY AND A METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12534562
|
Filing Dt:
|
08/03/2009
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
HIGH SPEED LATERAL HETEROJUNCTION MISFETS REALIZED BY 2-DIMENSIONAL BANDGAP ENGINEERING AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12535007
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
SEA-OF-FINS STRUCTURE ON A SEMICONDUCTOR SUBSTRATE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12535183
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
STRUCTURE AND METHOD TO IMPROVE THRESHOLD VOLTAGE OF MOSFETS INCLUDING A HIGH K DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12535296
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
JUNCTION FIELD EFFECT TRANSISTOR GEOMETRY FOR OPTICAL MODULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12535310
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH LOW RESISTANCE BASE CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12535383
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR FLATBAND VOLTAGE TUNING OF HIGH-K FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12535394
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
METHOD FOR DIRECT HEAT SINK ATTACHMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12535398
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
AN ULTRA THIN SILICON ON INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12535554
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
THRESHOLD ADJUSTMENT FOR HIGH-K GATE DIELECTRIC CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12535769
|
Filing Dt:
|
08/05/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
COMPLIMENTARY METAL-INSULATOR-METAL (MIM) CAPACITORS AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12535804
|
Filing Dt:
|
08/05/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
METHOD OF MANUFACTURING COMPLIMENTARY METAL-INSULATOR-METAL (MIM) CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12536090
|
Filing Dt:
|
08/05/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
GRADIENT-BASED SEARCH MECHANISM FOR OPTIMIZING PHOTOLITHOGRAPH MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12536156
|
Filing Dt:
|
08/05/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
MONOLITHIC HIGH ASPECT RATIO NANO-SIZE SCANNING PROBE MICROSCOPE (SPM) TIP FORMED BY NANOWIRE GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12536176
|
Filing Dt:
|
08/05/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
AIR CHANNEL INTERCONNECTS FOR 3-D INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12536636
|
Filing Dt:
|
08/06/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
BIPOLAR TRANSISTOR AND BACK-GATED TRANSISTOR STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12536741
|
Filing Dt:
|
08/06/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
NANOMESH SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
12537063
|
Filing Dt:
|
08/06/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
Sensor for Biomolecules
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12537275
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
Mobility Enhanced FET Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12537317
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
SELF-ALIGNED IN-CONTACT PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
12537328
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
SUPPRESSION OF LOCALIZED METAL PRECIPITATE FORMATION AND CORRESPONDING METALLIZATION DEPLETION IN SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12537473
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
TRENCH ANTI-FUSE STRUCTURES FOR A PROGRAMMABLE INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12537486
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
AUTOMATED TRANSITION TO A RECOVERY KERNEL VIA FIRMWARE-ASSISTED-DUMP FLOWS PROVIDING AUTOMATED OPERATING SYSTEM DIAGNOSIS AND REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12537649
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
RETICLE STORAGE POD (RSP) TRANSPORT SYSTEM UTILIZING FOUP ADAPTER PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12537767
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
REDUCING CROSSTALK IN THE DESIGN OF MODULE NETS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12537861
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
HEAT SINK WITH THERMALLY COMPLIANT BEAMS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12538109
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
MECHANICALLY ROBUST METAL/LOW-k INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12538110
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
DUAL STRESS MEMORIZATION TECHNIQUE FOR CMOS APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12538111
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
HALO-FIRST ULTRA-THIN SOI FET FOR SUPERIOR SHORT CHANNEL CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12538114
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH TERNARY PATTERNED FEATURES GENERATED FROM TWO LITHOGRAPHIC PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12538115
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
QUASI-HYDROPHOBIC SI-SI WAFER BONDING USING HYDROPHILIC SI SURFACES AND DISSOLUTION OF INTERFACIAL BONDING OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12538117
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
MATERIALS CONTAINING VOIDS WITH VOID SIZE CONTROLLED ON THE NANOMETER SCALE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12538119
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
PHOTOSENSITIVE SELF-ASSEMBLED MONOLAYER FOR SELECTIVE PLACEMENT OF HYDROPHILIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12538120
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
PROGRAMMABLE VIA STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12538123
|
Filing Dt:
|
08/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
COOLING DEVICE WITH A PREFORMED COMPLIANT INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12538146
|
Filing Dt:
|
08/09/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
FIELD-ENHANCED PROGRAMMABLE RESISTANCE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
12538186
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
LOW POWER CIRCUIT STRUCTURE WITH METAL GATE AND HIGH-K DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12538193
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
DEEP TRENCH IN A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
12538194
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
PIXEL SENSOR CELL INCLUDING LIGHT SHIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12538196
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
SPLIT-GATE DRAM WITH LATERAL CONTROL-GATE MUGFET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12538213
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
SELF-ALIGNED SCHOTTKY DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12538317
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
RESISTOR WITH IMPROVED SWITCHABLE RESISTANCE AND NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12538381
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
FIN ANTI-FUSE WITH REDUCED PROGRAMMING VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12538515
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12538627
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
DEVICE WITH STRESSED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12538759
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
STRUCTURES HAVING LATTICE-MISMATCHED SINGLE-CRYSTALLINE SEMICONDUCTOR LAYERS ON THE SAME LITHOGRAPHIC LEVEL AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12538772
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR CREATING RELIABLE VIA CONTACTS FOR INTERCONNECT APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12538782
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
FORMATION OF VERTICAL DEVICES BY ELECTROPLATING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12538797
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
PATTERNED STRUCTURE FOR A THERMAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12539235
|
Filing Dt:
|
08/11/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
METHOD OF REDUCING DISLOCATION-INDUCED LEAKAGE IN A STRAINED-LAYER FIELD-EFFECT TRANSISTOR BY IMPLANTING BLOCKING IMPURITY INTO THE STRAINED-LAYER.
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12539248
|
Filing Dt:
|
08/11/2009
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
ION IMPLANTATION FOR SUPPRESSION OF DEFECTS IN ANNEALED SIGE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12539284
|
Filing Dt:
|
08/11/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTORS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12539508
|
Filing Dt:
|
08/11/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
SWITCH ARRAY CIRCUIT AND SYSTEM USING PROGRAMMABLE VIA STRUCTURES WITH PHASE CHANGE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12539635
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
DUTY CYCLE MEASUREMENT CIRCUIT FOR MEASURING AND MAINTAINING BALANCED CLOCK DUTY CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12539660
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
METHOD FOR FORMING SELF-ALIGNED METAL SILICIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12539842
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
METAL HIGH-K TRANSISTOR HAVING SILICON SIDEWALL FOR REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12539860
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
A METHOD TO REDUCE PARASTIC CAPACITANCE IN A METAL HIGH DIELECTRIC CONSTANT (MHK) TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12539930
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
METHOD FOR FORMING TRENCHES HAVING DIFFERENT WIDTHS AND THE SAME DEPTH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12539942
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
METHOD FOR FORMING SLOT VIA BITLINE FOR MRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12540034
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
METHODS AND TECHNIQUES FOR CREATING AND VISUALIZING THERMAL ZONES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12540213
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
KNOWLEDGE-BASED MODELS FOR DATA CENTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12540440
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHODS FOR FORMING IMPROVED SELF-ASSEMBLED PATTERNS OF BLOCK COPOLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12540457
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
METHOD OF FABRICATING ULTRA-DEEP VIAS AND THREE-DIMENSIONAL INTEGRATED CIRCUITS USING ULTRA-DEEP VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12540481
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
METHOD AND PACKAGE FOR CIRCUIT CHIP PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12540487
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
METHOF OF FORMING SILICON CHICKLET PEDESTAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12540510
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
ELECTROSTATIC CHUCKING OF AN INSULATOR HANDLE SUBSTRATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12540553
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
Systems and Methods for Controlling the Position of a Charged Polymer Inside a Nanopore
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12540613
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
VERTICAL SPACER FORMING AND RELATED TRANSISTOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12540710
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
FORMATION OF NANOSTRUCTURES COMPRISING COMPOSITIONALLY MODULATED FERROMAGNETIC LAYERS BY PULSED ECD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12540759
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
INTERCONNECTION BETWEEN SUBLITHOGRAPHIC-PITCHED STRUCTURES AND LITHOGRAPHIC-PITCHED STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12540862
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
STRAINED-SILICON CMOS DEVICE AND METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12540923
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
PROCESS FOR CHEMICAL VAPOR DEPOSITION OF MATERIALS WITH VIA FILLING CAPABILITY AND STRUCTURE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12540949
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
NON-VOLATILE RESISTANCE SWITCHING MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12541231
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
PHOTOSENSITIVE SELF-ASSEMBLED MONOLAYER FOR SELECTIVE PLACEMENT OF HYDROPHILIC STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12541241
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD FOR DEPOSITION OF AN ULTRA-THIN ELECTROPOSITIVE METAL-CONTAINING CAP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12541371
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
NANOWIRE MOSFET WITH DOPED EPITAXIAL CONTACTS FOR SOURCE AND DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12541411
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
NON-VOLATILE RESISTANCE SWITCHING MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12541435
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
PROCESSING OF STREAMING DATA WITH A KEYED DELAY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12541471
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
ULTRA LOW K (ULK) SiCOH FILM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12541484
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
FABRICATING ESD DEVICES USING MOSFET AND LDMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12541495
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
METHOD FOR FABRICATING A VERTICAL FIELD EFFECT TRANSISTOR ARRAY COMPRISING A PLURALITY OF SEMICONDUCTOR PILLARS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
12541499
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
ELECTRODEPOSITION METHOD FOR FORMING GE ON SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12541502
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
ADOPTING FEATURE OF BURIED ELECTRICALLY CONDUCTIVE LAYER IN DIELECTRICS FOR ELECTRICAL ANTI-FUSE APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12541559
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
SELF-CONSTRAINED ANISOTROPIC GERMANIUM NANOSTRUCTURE FROM ELECTROPLATING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12541562
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
HIGH PERFORMANCE CMOS CIRCUITS, AND METHODS FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12541575
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
TIC AS A THERMALLY STABLE P-METAL CARBIDE ON HIGH K SIO2 GATE STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12541595
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
PHASE CHANGE MEMORY DEVICE WITH PLATED PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12541641
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT CHIP WITH FETS HAVING MIXED BODY THICKNESSES AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12541748
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
SELECTIVE PLACEMENT OF CARBON NANOTUBES THROUGH FUNCTIONALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12541758
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
SELECTIVE PLACEMENT OF CARBON NANOTUBES THROUGH FUNCTIONALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12541933
|
Filing Dt:
|
08/15/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR IMPROVING UNIFORMITY OF PASSIVE DEVICES IN METAL GATE TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12542042
|
Filing Dt:
|
08/17/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
MOMENT-BASED CHARACTERIZATION WAVEFORM FOR STATIC TIMING ANALYSIS
|
|