|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12694359
|
Filing Dt:
|
01/27/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR INSPECTING MULTI-LAYER RETICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12694649
|
Filing Dt:
|
01/27/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
FIELD EFFECT TRANSISTORS (FETS) AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12695273
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
Method for Removing Copper Oxide Layer
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12695494
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
MODEL BASED SIMULATION OF ELECTRONIC DISCHARGE AND OPTIMIZATION METHODOLOGY FOR DESIGN CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12695515
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
SEMICONDUCTOR CHIPS INCLUDING PASSIVATION LAYER TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12695660
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
GATE ELECTRODE STRESS CONTROL FOR FINFET PERFORMANCE ENHANCEMENT DESCRIPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12695991
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
SURFACE MODIFIED NANOPARTICLES, METHODS OF THEIR PREPARATION, AND USES THEREOF FOR GENE AND DRUG DELIVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12696104
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
RADIO FREQUENCY-ENABLED ELECTROMIGRATION FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12696186
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
ORDERING OF STATISTICAL CORRELATED QUANTITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12696227
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
SWITCHABLE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12696417
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
NANOSCALE CHEMICAL TEMPLATING WITH OXYGEN REACTIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12696746
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD AND APPARATUS OF PARALLEL COMPUTING WITH SIMULTANEOUSLY OPERATING STREAM PREFETCHING AND LIST PREFETCHING ENGINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12696764
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
GLOBAL SYNCHRONIZATION OF PARALLEL PROCESSORS USING CLOCK PULSE WIDTH MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12696780
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
LOCAL ROLLBACK FOR FAULT-TOLERANCE IN PARALLEL COMPUTING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
12696902
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR SELECTING VOLTAGE AND FREQUENCY LEVELS FOR USE IN AT-SPEED TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12697164
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
MECHANISM OF SUPPORTING SUB-COMMUNICATOR COLLECTIVES WITH O(64) COUNTERS AS OPPOSED TO ONE COUNTER FOR EACH SUB-COMMUNICATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12697556
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
PERFORMING OPTICAL PROXIMITY CORRECTION BY INCORPORATING CRITICAL DIMENSION CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12697562
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD OF MAKING 3D INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12697778
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
CMOS-PROCESS-COMPATIBLE PROGRAMMABLE VIA DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12697787
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
ASSESSING, FORECASTING AND SIMULATING ENERGY CONSUMPTION OF BUILDINGS USING ENERGY EFFICIENCY COEFFICIENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
12697799
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
CONDITIONAL LOAD AND STORE IN A SHARED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12697805
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
CMOS-PROCESS-COMPATIBLE PROGRAMMABLE VIA DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12698141
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
MULTI-LEVEL MEMORY CELL UTILIZING MEASUREMENT TIME DELAY AS THE CHARACTERISTIC PARAMETER FOR LEVEL DEFINITION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12698189
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
THERMALLY PROGRAMMABLE ANTI-REVERSE ENGINEERING INTERCONNECTS WHEREIN INTERCONNECTS ONLY CONDUCT WHEN HEATED ABOVE ROOM TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12698191
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR (FET) AND METHOD OF FORMING THE FET WITHOUT DAMAGING THE WAFER SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12698258
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
MULTI-OUTPUT PLL OUTPUT SHIFT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12698293
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
EMBEDDED DRAM MEMORY CELL WITH ADDITIONAL PATTERNING LAYER FOR IMPROVED STRAP FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12698448
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
CUT FIRST METHODOLOGY FOR DOUBLE EXPOSURE DOUBLE ETCH INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12698629
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
POST-EQUALIZATION AMPLITUDE LATCH-BASED CHANNEL CHARACTERISTIC MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12698759
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
EXTREMELY COMPACT TABLE LOOKUP METHOD FOR FAST AND ACCURATE PHYSICS BASED MODELS FOR SPICE-LIKE SIMULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12699211
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
DETECTING ASYMMETRICAL TRANSISTOR LEAKAGE DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12699225
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
CMOS TRANSISTORS WITH SILICON GERMANIUM CHANNEL AND DUAL EMBEDDED STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12699411
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
HIGH ENERGY DENSITY STORAGE MATERIAL DEVICE USING NANOCHANNEL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12699552
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
PATTERNED DOPING OF SEMICONDUCTOR SUBSTRATES USING PHOTOSENSITIVE MONOLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12699592
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
EFFICIENT RATELESS DISTRIBUTED COMPRESSION OF NON-BINARY SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12699601
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
METHOD OF MAKING AN MIM CAPACITOR AND MIM CAPACITOR STRUCTURE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12699621
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
GENERATION OF ASYMMETRIC CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12700059
|
Filing Dt:
|
02/04/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
12700397
|
Filing Dt:
|
02/04/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
COMPACT IMAGING RECEIVER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
12700797
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR REDUCING FLOATING BODY EFFECT OF SOI MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12700801
|
Filing Dt:
|
02/05/2010
|
Title:
|
LAYER TRANSFER USING BORON-DOPED SIGE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12700807
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CELL INCLUDING AN ASYMMETRIC TRANSISTOR AND A COLUMNAR CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12700841
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MAKING CRACK STOP FOR 3D INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12700863
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SOLDER INTERCONNECT WITH NON-WETTABLE SIDEWALL PILLARS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12701045
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
METAL INTERCONNECT AND IC CHIP INCLUDING METAL INTERCONNECT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12701685
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
METHODS OF FORMING WIRING TO TRANSISTOR AND RELATED TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12701867
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SPIN-TORQUE BASED MEMORY DEVICE WITH READ AND WRITE CURRENT PATHS MODULATED WITH A NON-LINEAR SHUNT RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12701977
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
EMBEDDED NANOPARTICLE FILMS AND METHOD FOR THEIR FORMATION IN SELECTIVE AREAS ON A SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12702333
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
APPLYING DIFFERENT PRESSURES THROUGH SUB-PAD TO FIXED ABRASIVE CMP PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12702380
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
GATED DIODE STRUCTURE AND METHOD INCLUDING RELAXED LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12702406
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
POST DEPOSITION METHOD FOR REGROWTH OF CRYSTALLINE PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12702682
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
FIELD EFFECT DEVICE INCLUDNG RECESSED AND ALIGNED GERMANIUM CONTAINING CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12702684
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH IMPROVED SELF-ALIGNED CONTACT AREAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12702787
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
CHROMELESS PHASE-SHIFTING PHOTOMASK WITH UNDERCUT RIM-SHIFTING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12702798
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
ULTRA-COMPACT PLL WITH WIDE TUNING RANGE AND LOW NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12703211
|
Filing Dt:
|
02/10/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
METHODS OF FORMING STRUCTURES WITH A FOCUSED ION BEAM FOR USE IN ATOMIC FORCE PROBING AND STRUCTURES FOR USE IN ATOMIC FORCE PROBING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12704084
|
Filing Dt:
|
02/11/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING ISOLATION AND BURIED PLATE FOR TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12704464
|
Filing Dt:
|
02/11/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR FAULT MAPPING OF EXCEPTIONS ACROSS PROGRAMMING MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12704567
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
PEDESTAL GUARD RING HAVING CONTINUOUS M1 METAL BARRIER CONNECTED TO CRACK STOP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12704665
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
PRECISELY TUNING FEATURE SIZES ON HARD MASKS VIA PLASMA TREATMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12705674
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
STROBE OFFSET IN BIDIRECTIONAL MEMORY STROBE CONFIGURATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12705780
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
ROBUST LOCAL BIT SELECT CIRCUITRY TO OVERCOME TIMING MISMATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12706108
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
HIGH ASPECT RATIO ELECTROPLATED METAL FEATURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12706212
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
DIRECT IMS (INJECTION MOLDED SOLDER) WITHOUT A MASK FOR FORMING SOLDER BUMPS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12706228
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
BIT FAILURE SIGNATURE IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12706676
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
OVERHEAD TRANSPORT SERVICE VEHICLE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12706834
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR CREATION OF A METAL INSULATOR METAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12706912
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
COOLING APPARATUS WITH COLD PLATE FORMED IN SITU ON A SURFACE TO BE COOLED
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12707191
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
BODY CONTACTS FOR FET IN SOI SRAM ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12707305
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
ULTRA-THIN SOI VERTICAL BIPOLAR TRANSISTORS WITH AN INVERSION COLLECTOR ON THIN-BURIED OXIDE (BOX) FOR LOW SUBSTRATE-BIAS OPERATION AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12707962
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
POLARIZATION MONITORING RETICLE DESIGN FOR HIGH NUMERICAL APERTURE LITHOGRAPHY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12707975
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD OF FABRICATING STRAINED SEMICONDUCTOR STRUCTURES FROM SILICON-ON-INSULATOR (SOI)
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12708561
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
VARIABLE FOCUS POINT LENS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12708570
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD FOR DESIGNING OPTICAL LITHOGRAPHY MASKS FOR DIRECTED SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
12708774
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
PROBE APPARATUS ASSEMBLY AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12708877
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD OF FABRICATING DUAL DAMASCENE STRUCTURES USING A MULTILEVEL MULTIPLE EXPOSURE PATTERNING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12709674
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A HIGH THERMAL DISSIPATION EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12709873
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SOI SUBSTRATES AND SOI DEVICES, AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12709981
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
CONSTRAINED OXIDATION OF SUSPENDED MICRO- AND NANO-STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12710380
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURE AND METHOD OF FORMING THE SOI STRUCTURE USING A BULK SEMICONDUCTOR STARTING WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12710553
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
STRUCTURES AND METHODS OF FORMING PRE FABRICATED DEEP TRENCH CAPACITORS FOR SOI SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12710951
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
PATTERNED METAL THERMAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12711455
|
Filing Dt:
|
02/24/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
DOUBLE-FACE HEAT REMOVAL OF VERTICALLY INTEGRATED CHIP-STACKS UTILIZING COMBINED SYMMETRIC SILICON CARRIER FLUID CAVITY AND MICRO-CHANNEL COLD PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12711748
|
Filing Dt:
|
02/24/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
ANTIREFLECTIVE HARDMASK COMPOSITION AND A METHOD OF PREPARING A PATTERNED MATERIAL USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12712369
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
ANISOTROPIC STRESS GENERATION BY STRESS-GENERATING LINERS HAVING A SUBLITHOGRAPHIC WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12712371
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
CMOS TRANSISTORS WITH DIFFERENTIAL OXYGEN CONTENT HIGH-K DIELECTRICS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12712513
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR ELIMINATING THE STRUCTURE AND EDGE ROUGHNESS PRODUCED DURING LASER ABLATION OF A MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12712521
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
IMPLEMENTING EDRAM STACKED FET STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12712836
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD FOR DESIGNING THE LAYOUT OF TURBINES IN A WINDFARM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12712880
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHODS TO OBTAIN A FEASIBLE INTEGER SOLUTION IN A HIERARCHICAL CIRCUIT LAYOUT OPTIMIZATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12712939
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
OPTO-ELECTRONIC MODULE WITH IMPROVED LOW POWER, HIGH SPEED ELECTRICAL SIGNAL INTEGRITY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12713560
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
Spalling for a Semiconductor Substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
12713572
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
SINGLE-JUNCTION PHOTOVOLTAIC CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12713581
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MULTIJUNCTION PHOTOVOLTAIC CELL FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
12713584
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
HETEROJUNCTION III-V PHOTOVOLTAIC CELL FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12714702
|
Filing Dt:
|
03/01/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
METHOD FOR SEMICONDUCTOR GATE HARDMASK REMOVAL AND DECOUPLING OF IMPLANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12715781
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR GATE HEIGHT SCALING WITH HIGH-K/METAL GATE TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12717398
|
Filing Dt:
|
03/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
STRUCTURE AND METHOD TO MAKE REPLACEMENT METAL GATE AND CONTACT METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12717439
|
Filing Dt:
|
03/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
PREVENTION OF OXYGEN ABSORPTION INTO HIGH-K GATE DIELECTRIC OF SILICON-ON-INSULATOR BASED FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12718567
|
Filing Dt:
|
03/05/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
SPATIAL CORRELATION-BASED ESTIMATION OF YIELD OF INTEGRATED CIRCUITS
|
|