USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	036779/0001			Pages:	985
		Recorded:	10/05/2015
Attorney Dkt #:	3718.266
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 14854
Page 121 of 149
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149

Patent #:	9112068	Issue Dt:	08/18/2015	Application #:	13646120	Filing Dt:	10/05/2012
Publication #:	US20140096820	Pub Dt:	04/10/2014
Title:	Laser Doping of Crystalline Semiconductors Using a Dopant-Containing Amorphous Silicon Stack For Dopant Source and Passivation

Patent #:	9082875	Issue Dt:	07/14/2015	Application #:	13647538	Filing Dt:	10/09/2012
Publication #:	US20130032894	Pub Dt:	02/07/2013
Title:	METHODS FOR NORMALIZING STRAIN IN SEMICONDCUTOR DEVICES AND STRAIN NORMALIZED SEMICONDUCTOR DEVICES

Patent #:	8912030	Issue Dt:	12/16/2014	Application #:	13647547	Filing Dt:	10/09/2012
Publication #:	US20140088401	Pub Dt:	03/27/2014
Title:	METHOD FOR RADIATION MONITORING

Patent #:	NONE	Issue Dt:		Application #:	13647862	Filing Dt:	10/09/2012
Publication #:	US20140099776	Pub Dt:	04/10/2014
Title:	COMPRESSIVELY STRAINED SOI SUBSTRATE

Patent #:	9202040	Issue Dt:	12/01/2015	Application #:	13648292	Filing Dt:	10/10/2012
Publication #:	US20140100807	Pub Dt:	04/10/2014
Title:	CHIP AUTHENTICATION USING MULTI-DOMAIN INTRINSIC IDENTIFIERS

Patent #:	8906807	Issue Dt:	12/09/2014	Application #:	13648321	Filing Dt:	10/10/2012
Publication #:	US20140099792	Pub Dt:	04/10/2014
Title:	SINGLE FIN CUT EMPLOYING ANGLED PROCESSING METHODS

Patent #:	8423875	Issue Dt:	04/16/2013	Application #:	13648555	Filing Dt:	10/10/2012
Publication #:	US20130036341	Pub Dt:	02/07/2013
Title:	COLLECTING FAILURE INFORMATION ON ERROR CORRECTION CODE (ECC) PROTECTED DATA

Patent #:	8487693	Issue Dt:	07/16/2013	Application #:	13648799	Filing Dt:	10/10/2012
Publication #:	US20130033333	Pub Dt:	02/07/2013
Title:	SELF CALIBRATED, BROADBAND, TUNABLE, ACTIVE OSCILLATOR WITH UNITY GAIN CELLS FOR MULTI-STANDARD AND/OR MULTIBAND CHANNEL SELECTION

Patent #:	8871626	Issue Dt:	10/28/2014	Application #:	13649284	Filing Dt:	10/11/2012
Publication #:	US20130154006	Pub Dt:	06/20/2013
Title:	FINFET WITH VERTICAL SILICIDE STRUCTURE

Patent #:	NONE	Issue Dt:		Application #:	13649364	Filing Dt:	10/11/2012
Publication #:	US20140106550	Pub Dt:	04/17/2014
Title:	ION IMPLANTATION TUNING TO ACHIEVE SIMULTANEOUS MULTIPLE IMPLANT ENERGIES

Patent #:	9029238	Issue Dt:	05/12/2015	Application #:	13649458	Filing Dt:	10/11/2012
Publication #:	US20140106473	Pub Dt:	04/17/2014
Title:	ADVANCED HANDLER WAFER BONDING AND DEBONDING

Patent #:	NONE	Issue Dt:		Application #:	13649573	Filing Dt:	10/11/2012
Publication #:	US20140103499	Pub Dt:	04/17/2014
Title:	ADVANCED HANDLER WAFER BONDING AND DEBONDING

Patent #:	9575115	Issue Dt:	02/21/2017	Application #:	13649699	Filing Dt:	10/11/2012
Publication #:	US20140107822	Pub Dt:	04/17/2014
Title:	METHODOLOGY OF GRADING RELIABILITY AND PERFORMANCE OF CHIPS ACROSS WAFER

Patent #:	8846191	Issue Dt:	09/30/2014	Application #:	13649760	Filing Dt:	10/11/2012
Publication #:	US20130035411	Pub Dt:	02/07/2013
Title:	THERMAL EXPANSION CONTROL EMPLOYING PLATELET FILLERS

Patent #:	8869085	Issue Dt:	10/21/2014	Application #:	13649769	Filing Dt:	10/11/2012
Publication #:	US20140103434	Pub Dt:	04/17/2014
Title:	MULTI-FINGER TRANSISTOR LAYOUT FOR REDUCING CROSS-FINGER ELECTRIC VARIATIONS AND FOR FULLY UTILIZING AVAILABLE BREAKDOWN VOLTAGES

Patent #:	8969963	Issue Dt:	03/03/2015	Application #:	13650176	Filing Dt:	10/12/2012
Publication #:	US20140103435	Pub Dt:	04/17/2014
Title:	VERTICAL SOURCE/DRAIN JUNCTIONS FOR A FINFET INCLUDING A PLURALITY OF FINS

Patent #:	9275911	Issue Dt:	03/01/2016	Application #:	13650591	Filing Dt:	10/12/2012
Publication #:	US20140103450	Pub Dt:	04/17/2014
Title:	HYBRID ORIENTATION FIN FIELD EFFECT TRANSISTOR AND PLANAR FIELD EFFECT TRANSISTOR

Patent #:	8890247	Issue Dt:	11/18/2014	Application #:	13651874	Filing Dt:	10/15/2012
Publication #:	US20140103436	Pub Dt:	04/17/2014
Title:	EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR WITH BACK GATE CONTACT

Patent #:	8546920	Issue Dt:	10/01/2013	Application #:	13651918	Filing Dt:	10/15/2012
Publication #:	US20130037885	Pub Dt:	02/14/2013
Title:	SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURES INCLUDING GRADIENT NITRIDED BURIED OXIDE (BOX)

Patent #:	9176183	Issue Dt:	11/03/2015	Application #:	13651974	Filing Dt:	10/15/2012
Publication #:	US20140107828	Pub Dt:	04/17/2014
Title:	Method and System for Wafer Quality Predictive Modeling based on Multi-Source Information with Heterogeneous Relatedness

Patent #:	8872172	Issue Dt:	10/28/2014	Application #:	13652521	Filing Dt:	10/16/2012
Publication #:	US20140103331	Pub Dt:	04/17/2014
Title:	EMBEDDED SOURCE/DRAINS WITH EPITAXIAL OXIDE UNDERLAYER

Patent #:	8927312	Issue Dt:	01/06/2015	Application #:	13652623	Filing Dt:	10/16/2012
Publication #:	US20140106552	Pub Dt:	04/17/2014
Title:	Method Of Fabricating MEMS Transistors On Far Back End Of Line

Patent #:	8441039	Issue Dt:	05/14/2013	Application #:	13652804	Filing Dt:	10/16/2012
Publication #:	US20130048988	Pub Dt:	02/28/2013
Title:	NANOPILLAR E-FUSE STRUCTURE AND PROCESS

Patent #:	8910012	Issue Dt:	12/09/2014	Application #:	13653291	Filing Dt:	10/16/2012
Publication #:	US20140108881	Pub Dt:	04/17/2014
Title:	BLOCK-INTERLEAVED AND ERROR CORRECTION CODE (ECC)-ENCODED SUB DATA SET (SDS) FORMAT

Patent #:	NONE	Issue Dt:		Application #:	13653658	Filing Dt:	10/17/2012
Publication #:	US20140103404	Pub Dt:	04/17/2014
Title:	REPLACEMENT GATE WITH AN INNER DIELECTRIC SPACER

Patent #:	8492274	Issue Dt:	07/23/2013	Application #:	13653665	Filing Dt:	10/17/2012
Publication #:	US20130115767	Pub Dt:	05/09/2013
Title:	METAL ALLOY CAP INTEGRATION

Patent #:	8836048	Issue Dt:	09/16/2014	Application #:	13653679	Filing Dt:	10/17/2012
Publication #:	US20140103457	Pub Dt:	04/17/2014
Title:	FIELD EFFECT TRANSISTOR DEVICE HAVING A HYBRID METAL GATE STACK

Patent #:	NONE	Issue Dt:		Application #:	13653699	Filing Dt:	10/17/2012
Publication #:	US20140103455	Pub Dt:	04/17/2014
Title:	FET Devices with Oxide Spacers

Patent #:	8816717	Issue Dt:	08/26/2014	Application #:	13653996	Filing Dt:	10/17/2012
Publication #:	US20140103957	Pub Dt:	04/17/2014
Title:	REACTIVE MATERIAL FOR INTEGRATED CIRCUIT TAMPER DETECTION AND RESPONSE

Patent #:	NONE	Issue Dt:		Application #:	13654010	Filing Dt:	10/17/2012
Publication #:	US20140103451	Pub Dt:	04/17/2014
Title:	FINFET CIRCUITS WITH VARIOUS FIN HEIGHTS

Patent #:	8860176	Issue Dt:	10/14/2014	Application #:	13654040	Filing Dt:	10/17/2012
Publication #:	US20140103485	Pub Dt:	04/17/2014
Title:	MULTI-DOPED SILICON ANTIFUSE DEVICE FOR INTEGRATED CIRCUIT

Patent #:	8772100	Issue Dt:	07/08/2014	Application #:	13654987	Filing Dt:	10/18/2012
Publication #:	US20140110790	Pub Dt:	04/24/2014
Title:	STRUCTURE AND METHOD FOR FORMING A LOW GATE RESISTANCE HIGH-K METAL GATE TRANSISTOR DEVICE

Patent #:	9007857	Issue Dt:	04/14/2015	Application #:	13655003	Filing Dt:	10/18/2012
Publication #:	US20140112060	Pub Dt:	04/24/2014
Title:	SRAM GLOBAL PRECHARGE, DISCHARGE, AND SENSE

Patent #:	8523046	Issue Dt:	09/03/2013	Application #:	13655426	Filing Dt:	10/18/2012
Title:	FORMING AN ARRAY OF METAL BALLS OR SHAPES ON A SUBSTRATE

Patent #:	9043652	Issue Dt:	05/26/2015	Application #:	13655520	Filing Dt:	10/19/2012
Publication #:	US20130091385	Pub Dt:	04/11/2013
Title:	USER-COORDINATED RESOURCE RECOVERY

Patent #:	8871632	Issue Dt:	10/28/2014	Application #:	13655599	Filing Dt:	10/19/2012
Publication #:	US20130045608	Pub Dt:	02/21/2013
Title:	REDUCTION OF PORE FILL MATERIAL DEWETTING

Patent #:	8680628	Issue Dt:	03/25/2014	Application #:	13655610	Filing Dt:	10/19/2012
Publication #:	US20130043520	Pub Dt:	02/21/2013
Title:	RAISED SOURCE/DRAIN FIELD EFFECT TRANSISTOR

Patent #:	8826210	Issue Dt:	09/02/2014	Application #:	13655980	Filing Dt:	10/19/2012
Publication #:	US20130046538	Pub Dt:	02/21/2013
Title:	VISUALIZATION INTERFACE OF CONTINUOUS WAVEFORM MULTI-SPEAKER IDENTIFICATION

Patent #:	8850372	Issue Dt:	09/30/2014	Application #:	13656396	Filing Dt:	10/19/2012
Publication #:	US20140115548	Pub Dt:	04/24/2014
Title:	METHOD AND SYSTEM FOR PERFORMING INVARIANT-GUIDED ABSTRACTION OF A LOGIC DESIGN

Patent #:	8896035	Issue Dt:	11/25/2014	Application #:	13656819	Filing Dt:	10/22/2012
Publication #:	US20140110765	Pub Dt:	04/24/2014
Title:	FIELD EFFECT TRANSISTOR HAVING PHASE TRANSITION MATERIAL INCORPORATED INTO ONE OR MORE COMPONENTS FOR REDUCED LEAKAGE CURRENT

Patent #:	8848414	Issue Dt:	09/30/2014	Application #:	13656829	Filing Dt:	10/22/2012
Publication #:	US20140112045	Pub Dt:	04/24/2014
Title:	MEMORY SYSTEM INCORPORATING A CIRCUIT TO GENERATE A DELAY SIGNAL AND AN ASSOCIATED METHOD OF OPERATING A MEMORY SYSTEM

Patent #:	9298395	Issue Dt:	03/29/2016	Application #:	13657058	Filing Dt:	10/22/2012
Publication #:	US20140115281	Pub Dt:	04/24/2014
Title:	MEMORY SYSTEM CONNECTOR

Patent #:	NONE	Issue Dt:		Application #:	13658007	Filing Dt:	10/23/2012
Publication #:	US20140084249	Pub Dt:	03/27/2014
Title:	STACKED NANOWIRE FIELD EFFECT TRANSISTOR

Patent #:	8713387	Issue Dt:	04/29/2014	Application #:	13658148	Filing Dt:	10/23/2012
Publication #:	US20130047040	Pub Dt:	02/21/2013
Title:	CHANNEL MARKING FOR CHIP MARK OVERFLOW AND CALIBRATION ERRORS

Patent #:	8797823	Issue Dt:	08/05/2014	Application #:	13658226	Filing Dt:	10/23/2012
Publication #:	US20140112063	Pub Dt:	04/24/2014
Title:	IMPLEMENTING SDRAM HAVING NO RAS TO CAS DELAY IN WRITE OPERATION

Patent #:	8637836	Issue Dt:	01/28/2014	Application #:	13658733	Filing Dt:	10/23/2012
Title:	HIGH ASPECT RATIO SAMPLE HOLDER

Patent #:	9412629	Issue Dt:	08/09/2016	Application #:	13658856	Filing Dt:	10/24/2012
Publication #:	US20140113433	Pub Dt:	04/24/2014
Title:	WAFER BONDING FOR 3D DEVICE PACKAGING FABRICATION

Patent #:	8624204	Issue Dt:	01/07/2014	Application #:	13658861	Filing Dt:	10/24/2012
Publication #:	US20130043412	Pub Dt:	02/21/2013
Title:	SERIAL IRRADIATION OF A SUBSTRATE BY MULTIPLE RADIATION SOURCES

Patent #:	NONE	Issue Dt:		Application #:	13659076	Filing Dt:	10/24/2012
Publication #:	US20140084371	Pub Dt:	03/27/2014
Title:	MULTI-GATE FIELD EFFECT TRANSISTOR DEVICES

Patent #:	8679708	Issue Dt:	03/25/2014	Application #:	13659236	Filing Dt:	10/24/2012
Publication #:	US20130091475	Pub Dt:	04/11/2013
Title:	Polarization Monitoring Reticle Design for High Numerical Aperture Lithography Systems

Patent #:	8790937	Issue Dt:	07/29/2014	Application #:	13659281	Filing Dt:	10/24/2012
Publication #:	US20140087506	Pub Dt:	03/27/2014
Title:	ZINC OXIDE-CONTAINING TRANSPARENT CONDUCTIVE ELECTRODE

Patent #:	9240352	Issue Dt:	01/19/2016	Application #:	13659292	Filing Dt:	10/24/2012
Publication #:	US20140110767	Pub Dt:	04/24/2014
Title:	BULK FINFET WELL CONTACTS WITH FIN PATTERN UNIFORMITY

Patent #:	9177820	Issue Dt:	11/03/2015	Application #:	13659318	Filing Dt:	10/24/2012
Publication #:	US20140110817	Pub Dt:	04/24/2014
Title:	SUB-LITHOGRAPHIC SEMICONDUCTOR STRUCTURES WITH NON-CONSTANT PITCH

Patent #:	8829616	Issue Dt:	09/09/2014	Application #:	13660206	Filing Dt:	10/25/2012
Publication #:	US20140117409	Pub Dt:	05/01/2014
Title:	METHOD AND STRUCTURE FOR BODY CONTACTED FET WITH REDUCED BODY RESISTANCE AND SOURCE TO DRAIN CONTACT LEAKAGE

Patent #:	NONE	Issue Dt:		Application #:	13660229	Filing Dt:	10/25/2012
Publication #:	US20130052822	Pub Dt:	02/28/2013
Title:	Techniques for Impeding Reverse Engineering

Patent #:	8941147	Issue Dt:	01/27/2015	Application #:	13660497	Filing Dt:	10/25/2012
Publication #:	US20140091370	Pub Dt:	04/03/2014
Title:	TRANSISTOR FORMATION USING COLD WELDING

Patent #:	8741678	Issue Dt:	06/03/2014	Application #:	13660604	Filing Dt:	10/25/2012
Publication #:	US20140087500	Pub Dt:	03/27/2014
Title:	TRANSPARENT CONDUCTIVE ELECTRODE STACK CONTAINING CARBON-CONTAINING MATERIAL

Patent #:	8754690	Issue Dt:	06/17/2014	Application #:	13661062	Filing Dt:	10/26/2012
Publication #:	US20140118043	Pub Dt:	05/01/2014
Title:	PROGRAMMABLE DUTY CYCLE SETTER EMPLOYING TIME TO VOLTAGE DOMAIN REFERENCED PULSE CREATION

Patent #:	8921195	Issue Dt:	12/30/2014	Application #:	13661359	Filing Dt:	10/26/2012
Publication #:	US20140117493	Pub Dt:	05/01/2014
Title:	ISOLATION SCHEME FOR BIPOLAR TRANSISTORS IN BICMOS TECHNOLOGY

Patent #:	9012997	Issue Dt:	04/21/2015	Application #:	13661683	Filing Dt:	10/26/2012
Publication #:	US20140117490	Pub Dt:	05/01/2014
Title:	SEMICONDUCTOR DEVICE INCLUDING ESD PROTECTION DEVICE

Patent #:	NONE	Issue Dt:		Application #:	13663511	Filing Dt:	10/30/2012
Publication #:	US20140117237	Pub Dt:	05/01/2014
Title:	HIGH RESPONSIVITY DEVICE FOR THERMAL SENSING IN A TERAHERTZ RADIATION DETECTOR

Patent #:	8929428	Issue Dt:	01/06/2015	Application #:	13663768	Filing Dt:	10/30/2012
Publication #:	US20140119424	Pub Dt:	05/01/2014
Title:	FEED-FORWARD EQUALIZATION IN A RECEIVER

Patent #:	9059373	Issue Dt:	06/16/2015	Application #:	13663811	Filing Dt:	10/30/2012
Publication #:	US20130107460	Pub Dt:	05/02/2013
Title:	PROTECTING A THERMAL SENSITIVE COMPONENT IN A THERMAL PROCESS

Patent #:	8751980	Issue Dt:	06/10/2014	Application #:	13663816	Filing Dt:	10/30/2012
Publication #:	US20140123083	Pub Dt:	05/01/2014
Title:	AUTOMATIC WAFER DATA SAMPLE PLANNING AND REVIEW

Patent #:	8749057	Issue Dt:	06/10/2014	Application #:	13663836	Filing Dt:	10/30/2012
Publication #:	US20130048983	Pub Dt:	02/28/2013
Title:	METHODS OF FORMING STRUCTURES WITH A FOCUSED ION BEAM FOR USE IN ATOMIC FORCE PROBING AND STRUCTURES FOR USE IN ATOMIC FORCE PROBING

Patent #:	8835292	Issue Dt:	09/16/2014	Application #:	13664744	Filing Dt:	10/31/2012
Publication #:	US20140120708	Pub Dt:	05/01/2014
Title:	METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES INCLUDING REPLACEMENT METAL GATE PROCESS INCORPORATING A CONDUCTIVE DUMMY GATE LAYER

Patent #:	8847401	Issue Dt:	09/30/2014	Application #:	13664784	Filing Dt:	10/31/2012
Publication #:	US20140117420	Pub Dt:	05/01/2014
Title:	SEMICONDUCTOR STRUCTURE INCORPORATING A CONTACT SIDEWALL SPACER WITH A SELF-ALIGNED AIRGAP AND A METHOD OF FORMING THE SEMICONDUCTOR STRUCTURE

Patent #:	9059106	Issue Dt:	06/16/2015	Application #:	13664812	Filing Dt:	10/31/2012
Publication #:	US20140117535	Pub Dt:	05/01/2014
Title:	COMPENSATING FOR WARPAGE OF A FLIP CHIP PACKAGE BY VARYING HEIGHTS OF A REDISTRIBUTION LAYER ON AN INTEGRATED CIRCUIT CHIP

Patent #:	9000489	Issue Dt:	04/07/2015	Application #:	13664850	Filing Dt:	10/31/2012
Publication #:	US20140117453	Pub Dt:	05/01/2014
Title:	LOCAL INTERCONNECTS FOR FIELD EFFECT TRANSISTOR DEVICES

Patent #:	8928090	Issue Dt:	01/06/2015	Application #:	13664869	Filing Dt:	10/31/2012
Publication #:	US20140117421	Pub Dt:	05/01/2014
Title:	SELF-ALIGNED CONTACT STRUCTURE FOR REPLACEMENT METAL GATE

Patent #:	9082853	Issue Dt:	07/14/2015	Application #:	13664873	Filing Dt:	10/31/2012
Publication #:	US20140117462	Pub Dt:	05/01/2014
Title:	BULK FINFET WITH PUNCHTHROUGH STOPPER REGION AND METHOD OF FABRICATION

Patent #:	8765590	Issue Dt:	07/01/2014	Application #:	13664955	Filing Dt:	10/31/2012
Publication #:	US20140120709	Pub Dt:	05/01/2014
Title:	INSULATIVE CAP FOR BORDERLESS SELF-ALIGNING CONTACT IN SEMICONDUCTOR DEVICE

Patent #:	9059212	Issue Dt:	06/16/2015	Application #:	13665140	Filing Dt:	10/31/2012
Publication #:	US20140120666	Pub Dt:	05/01/2014
Title:	BACK-END TRANSISTORS WITH HIGHLY DOPED LOW-TEMPERATURE CONTACTS

Patent #:	8850378	Issue Dt:	09/30/2014	Application #:	13665276	Filing Dt:	10/31/2012
Publication #:	US20140123091	Pub Dt:	05/01/2014
Title:	HIERARCHICAL DESIGN OF INTEGRATED CIRCUITS WITH MULTI-PATTERNING REQUIREMENTS

Patent #:	8769452	Issue Dt:	07/01/2014	Application #:	13665315	Filing Dt:	10/31/2012
Publication #:	US20140123086	Pub Dt:	05/01/2014
Title:	PARASITIC EXTRACTION IN AN INTEGRATED CIRCUIT WITH MULTI-PATTERNING REQUIREMENTS

Patent #:	8614136	Issue Dt:	12/24/2013	Application #:	13665334	Filing Dt:	10/31/2012
Title:	Techniques for Fabricating Janus MEMS Transistors

Patent #:	NONE	Issue Dt:		Application #:	13665388	Filing Dt:	10/31/2012
Publication #:	US20140120687	Pub Dt:	05/01/2014
Title:	Self-Aligned Silicide Bottom Plate for EDRAM Applications by Self-Diffusing Metal in CVD/ALD Metal Process

Patent #:	8806402	Issue Dt:	08/12/2014	Application #:	13665466	Filing Dt:	10/31/2012
Publication #:	US20140123089	Pub Dt:	05/01/2014
Title:	MODELING MULTI-PATTERNING VARIABILITY WITH STATISTICAL TIMING

Patent #:	8722494	Issue Dt:	05/13/2014	Application #:	13666031	Filing Dt:	11/01/2012
Publication #:	US20140120701	Pub Dt:	05/01/2014
Title:	DUAL GATE FINFET DEVICES

Patent #:	8987789	Issue Dt:	03/24/2015	Application #:	13666214	Filing Dt:	11/01/2012
Publication #:	US20130056805	Pub Dt:	03/07/2013
Title:	TRANSISTORS HAVING STRESSED CHANNEL REGIONS AND METHODS OF FORMING TRANSISTORS HAVING STRESSED CHANNEL REGIONS

Patent #:	8802513	Issue Dt:	08/12/2014	Application #:	13666386	Filing Dt:	11/01/2012
Publication #:	US20140117422	Pub Dt:	05/01/2014
Title:	FIN FIELD EFFECT TRANSISTORS HAVING A NITRIDE CONTAINING SPACER TO REDUCE LATERAL GROWTH OF EPITAXIALLY DEPOSITED SEMICONDUCTOR MATERIALS

Patent #:	8631378	Issue Dt:	01/14/2014	Application #:	13666484	Filing Dt:	11/01/2012
Publication #:	US20130061193	Pub Dt:	03/07/2013
Title:	IMPLEMENTING ENHANCED CLOCK TREE DISTRIBUTIONS TO DECOUPLE ACROSS N-LEVEL HIERARCHICAL ENTITIES

Patent #:	8761923	Issue Dt:	06/24/2014	Application #:	13667312	Filing Dt:	11/02/2012
Publication #:	US20130060374	Pub Dt:	03/07/2013
Title:	SEGREGATING WAFER CARRIER TYPES IN SEMICONDUCTOR STORAGE DEVICES

Patent #:	9105686	Issue Dt:	08/11/2015	Application #:	13667384	Filing Dt:	11/02/2012
Publication #:	US20140127878	Pub Dt:	05/08/2014
Title:	FABRICATION OF LOCALIZED SOI ON LOCALIZED THICK BOX USING SELECTIVE EPITAXY ON BULK SEMICONDUCTOR SUBSTRATES FOR PHOTONICS DEVICE INTEGRATION

Patent #:	9236287	Issue Dt:	01/12/2016	Application #:	13667389	Filing Dt:	11/02/2012
Publication #:	US20140127877	Pub Dt:	05/08/2014
Title:	FABRICATION OF LOCALIZED SOI ON LOCALIZED THICK BOX LATERAL EPITAXIAL REALIGNMENT OF DEPOSITED NON-CRYSTALLINE FILM ON BULK SEMICONDUCTOR SUBSTRATES FOR PHOTONICS DEVICE INTEGRATION

Patent #:	NONE	Issue Dt:		Application #:	13667603	Filing Dt:	11/02/2012
Publication #:	US20140126273	Pub Dt:	05/08/2014
Title:	POWER MANAGEMENT SRAM GLOBAL BIT LINE PRECHARGE CIRCUIT

Patent #:	8624223	Issue Dt:	01/07/2014	Application #:	13668401	Filing Dt:	11/05/2012
Publication #:	US20130328017	Pub Dt:	12/12/2013
Title:	SIDE-GATE DEFINED TUNABLE NANOCONSTRICTION IN DOUBLE-GATED GRAPHENE MULTILAYERS

Patent #:	8767448	Issue Dt:	07/01/2014	Application #:	13668869	Filing Dt:	11/05/2012
Publication #:	US20140126279	Pub Dt:	05/08/2014
Title:	MAGNETORESISTIVE RANDOM ACCESS MEMORY

Patent #:	9058976	Issue Dt:	06/16/2015	Application #:	13669627	Filing Dt:	11/06/2012
Publication #:	US20140128307	Pub Dt:	05/08/2014
Title:	CLEANING COMPOSITION AND PROCESS FOR CLEANING SEMICONDUCTOR DEVICES AND/OR TOOLING DURING MANUFACTURING THEREOF

Patent #:	8647445	Issue Dt:	02/11/2014	Application #:	13669651	Filing Dt:	11/06/2012
Title:	PROCESS FOR CLEANING SEMICONDUCTOR DEVICES AND/OR TOOLING DURING MANUFACTURING THEREOF

Patent #:	8987843	Issue Dt:	03/24/2015	Application #:	13669891	Filing Dt:	11/06/2012
Publication #:	US20140124878	Pub Dt:	05/08/2014
Title:	MAPPING DENSITY AND TEMPERATURE OF A CHIP, IN SITU

Patent #:	8809920	Issue Dt:	08/19/2014	Application #:	13670674	Filing Dt:	11/07/2012
Publication #:	US20140124840	Pub Dt:	05/08/2014
Title:	PREVENTION OF FIN EROSION FOR SEMICONDUCTOR DEVICES

Patent #:	8772949	Issue Dt:	07/08/2014	Application #:	13670694	Filing Dt:	11/07/2012
Publication #:	US20140124946	Pub Dt:	05/08/2014
Title:	ENHANCED CAPTURE PADS FOR THROUGH SEMICONDUCTOR VIAS

Patent #:	8802558	Issue Dt:	08/12/2014	Application #:	13670711	Filing Dt:	11/07/2012
Publication #:	US20140124933	Pub Dt:	05/08/2014
Title:	COPPER INTERCONNECT STRUCTURES AND METHODS OF MAKING SAME

Patent #:	8835237	Issue Dt:	09/16/2014	Application #:	13670748	Filing Dt:	11/07/2012
Publication #:	US20140124873	Pub Dt:	05/08/2014
Title:	ROBUST REPLACEMENT GATE INTEGRATION

Patent #:	8766363	Issue Dt:	07/01/2014	Application #:	13670768	Filing Dt:	11/07/2012
Publication #:	US20140124860	Pub Dt:	05/08/2014
Title:	METHOD AND STRUCTURE FOR FORMING A LOCALIZED SOI FINFET

Patent #:	8679947	Issue Dt:	03/25/2014	Application #:	13670921	Filing Dt:	11/07/2012
Title:	SELF-FORMATION OF HIGH-DENSITY DEFECT-FREE AND ALIGNED NANOSTRUCTURES

Patent #:	NONE	Issue Dt:		Application #:	13670960	Filing Dt:	11/07/2012
Publication #:	US20140129202	Pub Dt:	05/08/2014
Title:	PRE-SIMULATION CIRCUIT PARTITIONING

Patent #:	8518741	Issue Dt:	08/27/2013	Application #:	13671098	Filing Dt:	11/07/2012
Title:	WAFER-TO-WAFER PROCESS FOR MANUFACTURING A STACKED STRUCTURE

100

Patent #:	NONE	Issue Dt:		Application #:	13671166	Filing Dt:	11/07/2012
Publication #:	US20140127906	Pub Dt:	05/08/2014
Title:	SPUTTER AND SURFACE MODIFICATION ETCH PROCESSING FOR METAL PATTERNING IN INTEGRATED CIRCUITS

Assignors

GLOBALFOUNDRIES U.S. 2 LLC

Exec Dt:

09/10/2015

GLOBALFOUNDRIES U.S. INC.

Exec Dt:

09/10/2015

Assignee

GLOBALFOUNDRIES INC.

PO BOX 309

UGLAND HOUSE

GRAND CAYMAN, CAYMAN ISLANDS KY1-1104

Correspondence name and address
	HESLIN ROTHENBERG FARLEY & MESITI P.C.
	5 COLUMBIA CIRCLE
	ALBANY, NY 12203

Search Results as of: 05/08/2024 11:18 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6