skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036779/0001   Pages: 985
Recorded: 10/05/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
NONE
Issue Dt:
Application #:
14519614
Filing Dt:
10/21/2014
Publication #:
Pub Dt:
02/26/2015
Title:
INTEGRATED CIRCUIT INCLUDING WIRE STRUCTURE AND RELATED METHOD
2
Patent #:
Issue Dt:
09/20/2016
Application #:
14519615
Filing Dt:
10/21/2014
Publication #:
Pub Dt:
12/24/2015
Title:
REPLACEMENT GATE STRUCTURE FOR ENHANCING CONDUCTIVITY
3
Patent #:
Issue Dt:
06/02/2015
Application #:
14519622
Filing Dt:
10/21/2014
Publication #:
Pub Dt:
02/05/2015
Title:
MIDDLE-OF-LINE BORDERLESS CONTACT STRUCTURE AND METHOD OF FORMING
4
Patent #:
Issue Dt:
01/12/2016
Application #:
14519630
Filing Dt:
10/21/2014
Publication #:
Pub Dt:
02/05/2015
Title:
COMPENSATED IMPEDANCE CALIBRATION CIRCUIT
5
Patent #:
Issue Dt:
10/29/2019
Application #:
14520115
Filing Dt:
10/21/2014
Publication #:
Pub Dt:
04/23/2015
Title:
ELECTRONIC CIRCUIT HAVING SERIAL LATCH SCAN CHAINS
6
Patent #:
Issue Dt:
04/26/2016
Application #:
14520390
Filing Dt:
10/22/2014
Publication #:
Pub Dt:
02/05/2015
Title:
MODIFIED VIA BOTTOM FOR BEOL VIA EFUSE
7
Patent #:
Issue Dt:
05/24/2016
Application #:
14520445
Filing Dt:
10/22/2014
Publication #:
Pub Dt:
02/05/2015
Title:
METHOD, STRUCTURE AND DESIGN STRUCTURE FOR CUSTOMIZING HISTORY EFFECTS OF SOI CIRCUITS
8
Patent #:
NONE
Issue Dt:
Application #:
14520648
Filing Dt:
10/22/2014
Publication #:
Pub Dt:
02/05/2015
Title:
SEGMENTED GUARD RING STRUCTURES WITH ELECTRICALLY INSULATED GAP STRUCTURES AND DESIGN STRUCTURES THEREOF
9
Patent #:
NONE
Issue Dt:
Application #:
14520677
Filing Dt:
10/22/2014
Publication #:
Pub Dt:
02/05/2015
Title:
FLEXIBLE FILM CARRIER TO INCREASE INTERCONNECT DENSITY OF MODULES AND METHODS THEREOF
10
Patent #:
Issue Dt:
03/22/2016
Application #:
14521605
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
02/12/2015
Title:
BIPOLAR JUNCTION TRANSISTOR HAVING MULTI-SIDED BASE CONTACT
11
Patent #:
Issue Dt:
08/23/2016
Application #:
14521739
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
04/28/2016
Title:
PERFORMING SECURE ADDRESS RELOCATION WITHIN A MULTI-PROCESSOR SYSTEM SHARING A SAME PHYSICAL MEMORY CHANNEL TO EXTERNAL MEMORY
12
Patent #:
Issue Dt:
07/21/2015
Application #:
14521743
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
02/12/2015
Title:
THERMALLY STABLE HIGH-K TETRAGONAL HFO2 LAYER WITHIN HIGH ASPECT RATIO DEEP TRENCHES
13
Patent #:
Issue Dt:
01/24/2017
Application #:
14521795
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
04/30/2015
Title:
Method and Computer System for Dynamically Providing Multi-Dimensional Based Password/Challenge Authentication
14
Patent #:
NONE
Issue Dt:
Application #:
14521948
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
02/12/2015
Title:
CATALYTIC ETCH WITH MAGNETIC DIRECTION CONTROL
15
Patent #:
Issue Dt:
04/19/2016
Application #:
14522017
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
04/28/2016
Title:
PROGRAMMING AN ELECTRICAL FUSE WITH A SILICON-CONTROLLED RECTIFIER
16
Patent #:
Issue Dt:
01/24/2017
Application #:
14522083
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
04/28/2016
Title:
STRAIN DETECTION STRUCTURES FOR BONDED WAFERS AND CHIPS
17
Patent #:
Issue Dt:
03/01/2016
Application #:
14522090
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
02/26/2015
Title:
SELF-ALIGNED EMITTER-BASE REGION
18
Patent #:
Issue Dt:
08/11/2015
Application #:
14522119
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
02/12/2015
Title:
SELF ALIGNED CONTACT WITH IMPROVED ROBUSTNESS
19
Patent #:
Issue Dt:
03/22/2016
Application #:
14522626
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
02/12/2015
Title:
VOLTAGE CONTRAST INSPECTION OF DEEP TRENCH ISOLATION
20
Patent #:
Issue Dt:
02/09/2016
Application #:
14522633
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
02/26/2015
Title:
BOTTOM-UP PLATING OF THROUGH-SUBSTRATE VIAS
21
Patent #:
Issue Dt:
03/01/2016
Application #:
14522649
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
02/12/2015
Title:
3D TRANSISTOR CHANNEL MOBILITY ENHANCEMENT
22
Patent #:
Issue Dt:
05/31/2016
Application #:
14522652
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
02/12/2015
Title:
HIGH-VOLTAGE METAL-INSULATOR-SEMICONDUCTOR FIELD EFFECT TRANSISTOR STRUCTURES
23
Patent #:
Issue Dt:
07/21/2015
Application #:
14522664
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
02/12/2015
Title:
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
24
Patent #:
Issue Dt:
10/03/2017
Application #:
14522809
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
04/28/2016
Title:
ELECTROPLATING SYSTEM AND METHOD OF USING ELECTROPLATING SYSTEM FOR CONTROLLING CONCENTRATION OF ORGANIC ADDITIVES IN ELECTROPLATING SOLUTION
25
Patent #:
NONE
Issue Dt:
Application #:
14522848
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
02/26/2015
Title:
UPDATING TECHNIQUES FOR MEMORY OF A CHASSIS MANAGEMENT MODULE
26
Patent #:
Issue Dt:
12/19/2017
Application #:
14523076
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
02/12/2015
Title:
FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURE
27
Patent #:
Issue Dt:
11/15/2016
Application #:
14523083
Filing Dt:
10/24/2014
Publication #:
Pub Dt:
04/28/2016
Title:
SEMICONDUCTOR STRUCTURES WITH FIELD EFFECT TRANSISTOR(S) HAVING LOW-RESISTANCE SOURCE/DRAIN CONTACT(S)
28
Patent #:
Issue Dt:
05/10/2016
Application #:
14524079
Filing Dt:
10/27/2014
Publication #:
Pub Dt:
04/23/2015
Title:
ANISOTROPIC DIELECTRIC MATERIAL GATE SPACER FOR A FIELD EFFECT TRANSISTOR
29
Patent #:
Issue Dt:
05/24/2016
Application #:
14524246
Filing Dt:
10/27/2014
Publication #:
Pub Dt:
12/31/2015
Title:
LOW RESISTANCE AND DEFECT FREE EPITAXIAL SEMICONDUCTOR MATERIAL FOR PROVIDING MERGED FinFETs
30
Patent #:
NONE
Issue Dt:
Application #:
14524367
Filing Dt:
10/27/2014
Publication #:
Pub Dt:
04/16/2015
Title:
MERGED FIN FINFET WITH (100) SIDEWALL SURFACES AND METHOD OF MAKING SAME
31
Patent #:
Issue Dt:
12/04/2018
Application #:
14524413
Filing Dt:
10/27/2014
Publication #:
Pub Dt:
04/30/2015
Title:
METHOD AND APPARATUS FOR SIMULATING A DIGITAL CIRCUIT
32
Patent #:
Issue Dt:
07/21/2015
Application #:
14524637
Filing Dt:
10/27/2014
Publication #:
Pub Dt:
02/12/2015
Title:
SEMICONDUCTOR TEST AND MONITORING STRUCTURE TO DETECT BOUNDARIES OF SAFE EFFECTIVE MODULUS
33
Patent #:
Issue Dt:
06/13/2017
Application #:
14525254
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
04/28/2016
Title:
ANODIZED METAL ON CARRIER WAFER
34
Patent #:
Issue Dt:
08/08/2017
Application #:
14525267
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
04/28/2016
Title:
NON-TRANSPARENT MICROELECTRONIC GRADE GLASS AS A SUBSTRATE, TEMPORARY CARRIER OR WAFER
35
Patent #:
NONE
Issue Dt:
Application #:
14525320
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
04/28/2016
Title:
INTEGRATED CIRCUIT TIMING VARIABILITY REDUCTION
36
Patent #:
Issue Dt:
04/28/2015
Application #:
14525559
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
03/05/2015
Title:
INTEGRATED CIRCUIT INCLUDING DRAM AND SRAM/LOGIC
37
Patent #:
Issue Dt:
10/20/2015
Application #:
14525682
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
02/12/2015
Title:
COMPENSATING FOR WARPAGE OF A FLIP CHIP PACKAGE BY VARYING HEIGHTS OF A REDISTRIBUTION LAYER ON AN INTEGRATED CIRCUIT CHIP
38
Patent #:
Issue Dt:
12/25/2018
Application #:
14526580
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
02/19/2015
Title:
SILICON CONTROLLED RECTIFIERS (SCR), METHODS OF MANUFACTURE AND DESIGN STRUCTURES
39
Patent #:
Issue Dt:
06/21/2016
Application #:
14526767
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
02/26/2015
Title:
EPITAXIAL SEMICONDUCTOR RESISTOR WITH SEMICONDUCTOR STRUCTURES ON SAME SUBSTRATE
40
Patent #:
Issue Dt:
04/19/2016
Application #:
14527042
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
03/05/2015
Title:
TRENCH ISOLATION STRUCTURES AND METHODS FOR BIPOLAR JUNCTION TRANSISTORS
41
Patent #:
Issue Dt:
05/26/2015
Application #:
14527813
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/19/2015
Title:
DEVELOPABLE BOTTOM ANTIREFLECTIVE COATING COMPOSITION AND PATTERN FORMING METHOD USING THEREOF
42
Patent #:
Issue Dt:
08/09/2016
Application #:
14528028
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
03/05/2015
Title:
TWO MASK PROCESS FOR ELECTROPLATING METAL EMPLOYING A NEGATIVE ELECTROPHORETIC PHOTORESIST
43
Patent #:
Issue Dt:
06/07/2016
Application #:
14528266
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/26/2015
Title:
FINFET AND METHOD OF FABRICATION
44
Patent #:
Issue Dt:
02/21/2017
Application #:
14528316
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
04/30/2015
Title:
LGA SOCKET TERMINAL DAMAGE PREVENTION
45
Patent #:
Issue Dt:
06/30/2015
Application #:
14528388
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/26/2015
Title:
HETEROJUNCTION BIPOLAR TRANSISTORS WITH REDUCED PARASITIC CAPACITANCE
46
Patent #:
Issue Dt:
02/07/2017
Application #:
14528435
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/26/2015
Title:
DEVICE ISOLATION WITH IMPROVED THERMAL CONDUCTIVITY
47
Patent #:
NONE
Issue Dt:
Application #:
14528466
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/26/2015
Title:
FINFET WITH SELF-ALIGNED PUNCHTHROUGH STOPPER
48
Patent #:
Issue Dt:
02/23/2016
Application #:
14528830
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
03/05/2015
Title:
DUMMY FIN FORMATION BY GAS CLUSTER ION BEAM
49
Patent #:
Issue Dt:
08/16/2016
Application #:
14529243
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
03/05/2015
Title:
ELECTRICALLY CONTROLLED OPTICAL FUSE AND METHOD OF FABRICATION
50
Patent #:
Issue Dt:
10/25/2016
Application #:
14529332
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
03/05/2015
Title:
FINFET WITH DIELECTRIC ISOLATION BY SILICON-ON-NOTHING AND METHOD OF FABRICATION
51
Patent #:
Issue Dt:
11/22/2016
Application #:
14529338
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
04/30/2015
Title:
TECHNIQUES FOR MANAGING SECURITY MODES APPLIED TO APPLICATION PROGRAM EXECUTION
52
Patent #:
Issue Dt:
06/06/2017
Application #:
14529431
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
02/26/2015
Title:
INTERCONNECT STRUCTURE WITH ENHANCED RELIABILITY
53
Patent #:
Issue Dt:
12/22/2015
Application #:
14529825
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
11/26/2015
Title:
FINFET WITH DIELECTRIC ISOLATION BY SILICON-ON-NOTHING AND METHOD OF FABRICATION
54
Patent #:
Issue Dt:
07/05/2016
Application #:
14530796
Filing Dt:
11/02/2014
Publication #:
Pub Dt:
03/05/2015
Title:
DEVICE STRUCTURE WITH INCREASED CONTACT AREA AND REDUCED GATE CAPACITANCE
55
Patent #:
Issue Dt:
09/13/2016
Application #:
14532122
Filing Dt:
11/04/2014
Publication #:
Pub Dt:
03/26/2015
Title:
Gate-All-Around Nanowire MOSFET and Method of Formation
56
Patent #:
Issue Dt:
02/09/2016
Application #:
14532437
Filing Dt:
11/04/2014
Publication #:
Pub Dt:
03/05/2015
Title:
IN-SITU THERMOELECTRIC COOLING
57
Patent #:
NONE
Issue Dt:
Application #:
14533148
Filing Dt:
11/05/2014
Publication #:
Pub Dt:
05/05/2016
Title:
GENERATING AN ELECTROMAGNETIC PARAMETERIZED CELL FOR AN INTEGRATED CIRCUIT DESIGN
58
Patent #:
Issue Dt:
09/06/2016
Application #:
14533154
Filing Dt:
11/05/2014
Publication #:
Pub Dt:
03/05/2015
Title:
SEMI-CONDUCTOR DEVICE WITH EPITAXIAL SOURCE/DRAIN FACETTING PROVIDED AT THE GATE EDGE
59
Patent #:
NONE
Issue Dt:
Application #:
14533177
Filing Dt:
11/05/2014
Publication #:
Pub Dt:
02/26/2015
Title:
LOCAL INTERCONNECTS BY METAL-III-V ALLOY WIRING IN SEMI-INSULATING III-V SUBSTRATES
60
Patent #:
Issue Dt:
02/02/2016
Application #:
14533629
Filing Dt:
11/05/2014
Title:
PATTERNING ASSIST FEATURE TO MITIGATE REACTIVE ION ETCH MICROLOADING EFFECT
61
Patent #:
Issue Dt:
01/24/2017
Application #:
14534205
Filing Dt:
11/06/2014
Publication #:
Pub Dt:
05/12/2016
Title:
DOPED METAL-INSULATOR-TRANSITION LATCH CIRCUITRY
62
Patent #:
Issue Dt:
10/27/2015
Application #:
14537139
Filing Dt:
11/10/2014
Publication #:
Pub Dt:
02/26/2015
Title:
FINFET STRUCTURE AND METHOD TO ADJUST THRESHOLD VOLTAGE IN A FINFET STRUCTURE
63
Patent #:
Issue Dt:
10/25/2016
Application #:
14537832
Filing Dt:
11/10/2014
Publication #:
Pub Dt:
05/12/2016
Title:
SEMICONDUCTOR JUNCTION FORMATION
64
Patent #:
Issue Dt:
11/08/2016
Application #:
14538170
Filing Dt:
11/11/2014
Publication #:
Pub Dt:
04/23/2015
Title:
FABRICATING PREASSEMBLED OPTOELECTRONIC INTERCONNECT STRUCTURES
65
Patent #:
Issue Dt:
04/18/2017
Application #:
14538401
Filing Dt:
11/11/2014
Publication #:
Pub Dt:
03/05/2015
Title:
SELF-ALIGNED DIELECTRIC ISOLATION FOR FINFET DEVICES
66
Patent #:
NONE
Issue Dt:
Application #:
14540051
Filing Dt:
11/13/2014
Publication #:
Pub Dt:
05/19/2016
Title:
TALL STRAINED HIGH PERCENTAGE SILICON-GERMANIUM FINS
67
Patent #:
NONE
Issue Dt:
Application #:
14540315
Filing Dt:
11/13/2014
Publication #:
Pub Dt:
03/12/2015
Title:
SPALLING METHODS TO FORM MULTI-JUNCTION PHOTOVOLTAIC STRUCTURE
68
Patent #:
Issue Dt:
07/21/2015
Application #:
14541182
Filing Dt:
11/14/2014
Publication #:
Pub Dt:
03/12/2015
Title:
SEMICONDUCTOR DEVICES HAVING DIFFERENT GATE OXIDE THICKNESSES
69
Patent #:
Issue Dt:
11/08/2016
Application #:
14541803
Filing Dt:
11/14/2014
Publication #:
Pub Dt:
05/19/2016
Title:
THREE DIMENSIONAL ORGANIC OR GLASS INTERPOSER
70
Patent #:
NONE
Issue Dt:
Application #:
14543456
Filing Dt:
11/17/2014
Publication #:
Pub Dt:
03/19/2015
Title:
PHOTOVOLTAIC DEVICE USING NANO-SPHERES FOR TEXTURED ELECTRODES
71
Patent #:
Issue Dt:
10/20/2015
Application #:
14546058
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
03/12/2015
Title:
HIGH LINEARITY SOI WAFER FOR LOW-DISTORTION CIRCUIT APPLICATIONS
72
Patent #:
Issue Dt:
07/24/2018
Application #:
14546065
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
05/19/2016
Title:
INTEGRATED CIRCUIT PERFORMANCE MODELING USING A CONNECTIVITY-BASED CONDENSED RESISTANCE MODEL FOR A CONDUCTIVE STRUCTURE IN AN INTEGRATED CIRCUIT
73
Patent #:
Issue Dt:
11/26/2019
Application #:
14546318
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
05/19/2016
Title:
SCOPED SEARCH ENGINE
74
Patent #:
Issue Dt:
09/20/2016
Application #:
14546554
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
03/12/2015
Title:
DYNAMIC RECONFIGURATION-SWITCHING OF WINDINGS IN AN ELECTRIC MOTOR
75
Patent #:
Issue Dt:
07/21/2015
Application #:
14547504
Filing Dt:
11/19/2014
Publication #:
Pub Dt:
06/18/2015
Title:
TAPE SERVO TRACK WRITE COMPENSATION
76
Patent #:
Issue Dt:
10/11/2016
Application #:
14548929
Filing Dt:
11/20/2014
Publication #:
Pub Dt:
05/26/2016
Title:
FORWARD ERROR CORRECTION SYNCHRONIZATION
77
Patent #:
NONE
Issue Dt:
Application #:
14549846
Filing Dt:
11/21/2014
Publication #:
Pub Dt:
05/26/2016
Title:
NON-CONTIGUOUS DUMMY STRUCTURE SURROUNDING THROUGH-SUBSTRATE VIA NEAR INTEGRATED CIRCUIT WIRES
78
Patent #:
Issue Dt:
06/23/2015
Application #:
14551693
Filing Dt:
11/24/2014
Publication #:
Pub Dt:
04/16/2015
Title:
SEMICONDUCTOR DEVICE RELIABILITY MODEL AND METHODOLOGIES FOR USE THEREOF
79
Patent #:
Issue Dt:
06/28/2016
Application #:
14552782
Filing Dt:
11/25/2014
Publication #:
Pub Dt:
03/19/2015
Title:
MODELING MULTI-PATTERNING VARIABILITY WITH STATISTICAL TIMING
80
Patent #:
Issue Dt:
07/21/2015
Application #:
14552791
Filing Dt:
11/25/2014
Publication #:
Pub Dt:
03/19/2015
Title:
MULTICHIP MODULE WITH STIFFENING FRAME AND ASSOCIATED COVERS
81
Patent #:
Issue Dt:
08/08/2017
Application #:
14553203
Filing Dt:
11/25/2014
Publication #:
Pub Dt:
05/26/2016
Title:
MICROBOLOMETER DEVICES IN CMOS AND BiCMOS TECHNOLOGIES
82
Patent #:
NONE
Issue Dt:
Application #:
14553932
Filing Dt:
11/25/2014
Publication #:
Pub Dt:
03/19/2015
Title:
DATA WRITING METHOD AND PROGRAM FOR TAPE DRIVE
83
Patent #:
Issue Dt:
02/16/2016
Application #:
14554643
Filing Dt:
11/26/2014
Publication #:
Pub Dt:
04/30/2015
Title:
SELF-PROTECTED METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR
84
Patent #:
Issue Dt:
07/21/2015
Application #:
14554766
Filing Dt:
11/26/2014
Publication #:
Pub Dt:
03/26/2015
Title:
TUNNEL FIELD-EFFECT TRANSISTORS WITH A GATE-SWING BROKEN-GAP HETEROSTRUCTURE
85
Patent #:
Issue Dt:
06/23/2015
Application #:
14556200
Filing Dt:
11/30/2014
Publication #:
Pub Dt:
05/07/2015
Title:
FLEXIBLE, STRETCHABLE ELECTRONIC DEVICES
86
Patent #:
Issue Dt:
08/30/2016
Application #:
14557541
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
06/02/2016
Title:
ASYMMETRIC FIELD EFFECT TRANSISTOR CAP LAYER
87
Patent #:
Issue Dt:
06/23/2015
Application #:
14557578
Filing Dt:
12/02/2014
Title:
MODELING CHARGE DISTRIBUTION ON FINFET SIDEWALLS
88
Patent #:
Issue Dt:
06/07/2016
Application #:
14557759
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
03/26/2015
Title:
PREDICTIVE FETCHING AND DECODING FOR SELECTED RETURN INSTRUCTIONS
89
Patent #:
Issue Dt:
01/10/2017
Application #:
14557819
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
06/02/2016
Title:
VOID MONITORING DEVICE FOR MEASUREMENT OF WAFER TEMPERATURE VARIATIONS
90
Patent #:
Issue Dt:
02/13/2018
Application #:
14558037
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
06/02/2016
Title:
CONTACT MODULE FOR OPTIMIZING EMITTER AND CONTACT RESISTANCE
91
Patent #:
Issue Dt:
01/17/2017
Application #:
14558411
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
06/02/2016
Title:
3D Multipath Inductor
92
Patent #:
Issue Dt:
02/02/2016
Application #:
14558591
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
03/26/2015
Title:
TAPE HEADER PROTECTION SCHEME FOR USE IN A TAPE STORAGE SUBSYSTEM
93
Patent #:
Issue Dt:
08/09/2016
Application #:
14558782
Filing Dt:
12/03/2014
Publication #:
Pub Dt:
06/09/2016
Title:
CHIP CARRIER WITH DUAL-SIDED CHIP ACCESS AND A METHOD FOR TESTING A CHIP USING THE CHIP CARRIER
94
Patent #:
Issue Dt:
02/28/2017
Application #:
14558904
Filing Dt:
12/03/2014
Publication #:
Pub Dt:
05/21/2015
Title:
SEMICONDUCTOR DEVICE WITH A LOW-K SPACER AND METHOD OF FORMING THE SAME
95
Patent #:
Issue Dt:
01/03/2017
Application #:
14559087
Filing Dt:
12/03/2014
Publication #:
Pub Dt:
03/26/2015
Title:
PREDICTOR DATA STRUCTURE FOR USE IN PIPELINED PROCESSING
96
Patent #:
Issue Dt:
06/06/2017
Application #:
14559951
Filing Dt:
12/04/2014
Publication #:
Pub Dt:
05/28/2015
Title:
FIELD EFFECT TRANSISTORS WITH VARYING THRESHOLD VOLTAGES
97
Patent #:
Issue Dt:
11/01/2016
Application #:
14560518
Filing Dt:
12/04/2014
Publication #:
Pub Dt:
06/09/2016
Title:
MEASURING SEMICONDUCTOR DEVICE FEATURES USING STEPWISE OPTICAL METROLOGY
98
Patent #:
Issue Dt:
07/21/2015
Application #:
14561134
Filing Dt:
12/04/2014
Publication #:
Pub Dt:
04/02/2015
Title:
METHODS FOR BIASING ELECTRICALLY BIASABLE STRUCTURES
99
Patent #:
Issue Dt:
03/15/2016
Application #:
14561395
Filing Dt:
12/05/2014
Title:
EPITAXIALLY GROWN SILICON GERMANIUM CHANNEL FINFET WITH SILICON UNDERLAYER
100
Patent #:
Issue Dt:
03/14/2017
Application #:
14561632
Filing Dt:
12/05/2014
Publication #:
Pub Dt:
01/21/2016
Title:
FINFET SOURCE-DRAIN MERGED BY SILICIDE-BASED MATERIAL
Assignors
1
Exec Dt:
09/10/2015
2
Exec Dt:
09/10/2015
Assignee
1
PO BOX 309
UGLAND HOUSE
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 03:33 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT