skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036779/0001   Pages: 985
Recorded: 10/05/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 14854
Page 40 of 149
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149
1
Patent #:
7956669
Issue Dt:
06/07/2011
Application #:
11106913
Filing Dt:
04/15/2005
Publication #:
US20060232321
Pub Dt:
10/19/2006
Title:
HIGH-DENSITY LOW-POWER DATA RETENTION POWER GATING WITH DOUBLE-GATE DEVICES
2
Patent #:
7605429
Issue Dt:
10/20/2009
Application #:
11107611
Filing Dt:
04/15/2005
Publication #:
US20060231893
Pub Dt:
10/19/2006
Title:
HYBRID CRYSTAL ORIENTATION CMOS STRUCTURE FOR ADAPTIVE WELL BIASING AND FOR POWER AND PERFORMANCE ENHANCEMENT
3
Patent #:
7274072
Issue Dt:
09/25/2007
Application #:
11108012
Filing Dt:
04/15/2005
Publication #:
US20060231899
Pub Dt:
10/19/2006
Title:
HYBRID BULK-SOI 6T-SRAM CELL FOR IMPROVED CELL STABILITY AND PERFORMANCE
4
Patent #:
7546230
Issue Dt:
06/09/2009
Application #:
11108392
Filing Dt:
04/18/2005
Publication #:
US20060235672
Pub Dt:
10/19/2006
Title:
ELECTROMAGNETIC RESPONSE MODEL WITH IMPROVED HIGH FREQUENCY STABILITY
5
Patent #:
7482389
Issue Dt:
01/27/2009
Application #:
11111055
Filing Dt:
04/20/2005
Publication #:
US20060240240
Pub Dt:
10/26/2006
Title:
NANOPOROUS MEDIA WITH LAMELLAR STRUCTURES
6
Patent #:
7304352
Issue Dt:
12/04/2007
Application #:
11111454
Filing Dt:
04/21/2005
Publication #:
US20060239057
Pub Dt:
10/26/2006
Title:
ALIGNMENT INSENSITIVE D-CACHE CELL
7
Patent #:
7598545
Issue Dt:
10/06/2009
Application #:
11111592
Filing Dt:
04/21/2005
Publication #:
US20060237796
Pub Dt:
10/26/2006
Title:
USING METAL/METAL NITRIDE BILAYERS AS GATE ELECTRODES IN SELF-ALIGNED AGGRESSIVELY SCALED CMOS DEVICES
8
Patent #:
7292115
Issue Dt:
11/06/2007
Application #:
11112527
Filing Dt:
04/22/2005
Publication #:
US20060238265
Pub Dt:
10/26/2006
Title:
METHOD TO DIFFERENTIALLY CONTROL LC VOLTAGE-CONTROLLED OSCILLATORS
9
Patent #:
7348611
Issue Dt:
03/25/2008
Application #:
11112820
Filing Dt:
04/22/2005
Publication #:
US20060237785
Pub Dt:
10/26/2006
Title:
STRAINED COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) ON ROTATED WAFERS AND METHODS THEREOF
10
Patent #:
7260760
Issue Dt:
08/21/2007
Application #:
11115606
Filing Dt:
04/27/2005
Publication #:
US20060248423
Pub Dt:
11/02/2006
Title:
METHOD AND APPARATUS TO DISABLE COMPACTION OF TEST RESPONSES IN DETERMINISTIC TEST-SET EMBEDDING-BASED BIST
11
Patent #:
7465992
Issue Dt:
12/16/2008
Application #:
11116053
Filing Dt:
04/27/2005
Publication #:
US20060244068
Pub Dt:
11/02/2006
Title:
FIELD EFFECT TRANSISTOR WITH MIXED-CRYSTAL-ORIENTATION CHANNEL AND SOURCE/DRAIN REGIONS
12
Patent #:
7290185
Issue Dt:
10/30/2007
Application #:
11116625
Filing Dt:
04/28/2005
Publication #:
US20060248411
Pub Dt:
11/02/2006
Title:
METHODS AND APPARATUS FOR REDUCING MEMORY ERRORS
13
Patent #:
7385234
Issue Dt:
06/10/2008
Application #:
11116700
Filing Dt:
04/27/2005
Publication #:
US20060244047
Pub Dt:
11/02/2006
Title:
MEMORY AND LOGIC DEVICES USING ELECTRONICALLY SCANNABLE MULTIPLEXING DEVICES
14
Patent #:
7352029
Issue Dt:
04/01/2008
Application #:
11117276
Filing Dt:
04/27/2005
Publication #:
US20060244058
Pub Dt:
11/02/2006
Title:
ELECTRONICALLY SCANNABLE MULTIPLEXING DEVICE
15
Patent #:
7446380
Issue Dt:
11/04/2008
Application #:
11118521
Filing Dt:
04/29/2005
Publication #:
US20060244035
Pub Dt:
11/02/2006
Title:
STABILIZATION OF FLATBAND VOLTAGES AND THRESHOLD VOLTAGES IN HAFNIUM OXIDE BASED SILICON TRANSISTORS FOR CMOS
16
Patent #:
7460602
Issue Dt:
12/02/2008
Application #:
11119505
Filing Dt:
04/29/2005
Publication #:
US20060245507
Pub Dt:
11/02/2006
Title:
METHOD FOR PERFORMING HIGH SPEED SERIAL LINK OUTPUT STAGE HAVING SELF ADAPTATION FOR VARIOUS IMPAIRMENTS
17
Patent #:
7202136
Issue Dt:
04/10/2007
Application #:
11121454
Filing Dt:
05/04/2005
Publication #:
US20050233534
Pub Dt:
10/20/2005
Title:
SILICON GERMANIUM HETEROJUNCTION BIPOLAR TRANSISTOR WITH CARBON INCORPORATION
18
Patent #:
8606060
Issue Dt:
12/10/2013
Application #:
11122152
Filing Dt:
05/04/2005
Publication #:
US20050196101
Pub Dt:
09/08/2005
Title:
Method and apparatus for dynamic manipulation and dispersion in photonic crystal devices
19
Patent #:
7250658
Issue Dt:
07/31/2007
Application #:
11122193
Filing Dt:
05/04/2005
Publication #:
US20050263831
Pub Dt:
12/01/2005
Title:
HYBRID PLANAR AND FINFET CMOS DEVICES
20
Patent #:
NONE
Issue Dt:
Application #:
11123086
Filing Dt:
05/06/2005
Publication #:
US20060249724
Pub Dt:
11/09/2006
Title:
Method and structure for Peltier-controlled phase change memory
21
Patent #:
NONE
Issue Dt:
Application #:
11123117
Filing Dt:
05/06/2005
Publication #:
US20050199502
Pub Dt:
09/15/2005
Title:
Method for electroplating on resistive substrates
22
Patent #:
7427551
Issue Dt:
09/23/2008
Application #:
11124247
Filing Dt:
05/06/2005
Publication #:
US20050221572
Pub Dt:
10/06/2005
Title:
HIGH TOLERANCE TCR BALANCED HIGH CURRENT RESISTOR FOR RF CMOS AND RF SIGE BICMOS APPLICATIONS AND CADENCED BASED HIERARCHICAL PARAMETERIZED CELL DESIGN KIT WITH TUNABLE TCR AND ESD RESISTOR BALLASTING FEATURE
23
Patent #:
7439128
Issue Dt:
10/21/2008
Application #:
11124324
Filing Dt:
05/06/2005
Publication #:
US20050196932
Pub Dt:
09/08/2005
Title:
METHOD OF CREATING DEEP TRENCH CAPACITOR USING A P+ METAL ELECTRODE
24
Patent #:
NONE
Issue Dt:
Application #:
11124325
Filing Dt:
05/06/2005
Publication #:
US20060249784
Pub Dt:
11/09/2006
Title:
Field effect transistor device including an array of channel elements and methods for forming
25
Patent #:
7378336
Issue Dt:
05/27/2008
Application #:
11124978
Filing Dt:
05/09/2005
Publication #:
US20050199906
Pub Dt:
09/15/2005
Title:
SPLIT POLY-SIGE/POLY-SI ALLOY GATE STACK
26
Patent #:
7288445
Issue Dt:
10/30/2007
Application #:
11125063
Filing Dt:
05/09/2005
Publication #:
US20050221543
Pub Dt:
10/06/2005
Title:
DOUBLE GATED TRANSISTOR AND METHOD OF FABRICATION
27
Patent #:
7504718
Issue Dt:
03/17/2009
Application #:
11125499
Filing Dt:
05/10/2005
Publication #:
US20060255442
Pub Dt:
11/16/2006
Title:
APPARATUS AND METHODS FOR CONSTRUCTING BALANCED CHIP PACKAGES TO REDUCE THERMALLY INDUCED MECHANICAL STRAIN
28
Patent #:
7101784
Issue Dt:
09/05/2006
Application #:
11125549
Filing Dt:
05/10/2005
Publication #:
US20050200024
Pub Dt:
09/15/2005
Title:
METHOD TO GENERATE POROUS ORGANIC DIELECTRIC
29
Patent #:
7291285
Issue Dt:
11/06/2007
Application #:
11125696
Filing Dt:
05/10/2005
Publication #:
US20060255010
Pub Dt:
11/16/2006
Title:
METHOD AND SYSTEM FOR LINE-DIMENSION CONTROL OF AN ETCH PROCESS
30
Patent #:
7354692
Issue Dt:
04/08/2008
Application #:
11125971
Filing Dt:
05/09/2005
Publication #:
US20060251989
Pub Dt:
11/09/2006
Title:
PHOTORESISTS FOR VISIBLE LIGHT IMAGING
31
Patent #:
7320918
Issue Dt:
01/22/2008
Application #:
11126675
Filing Dt:
05/11/2005
Publication #:
US20050214988
Pub Dt:
09/29/2005
Title:
METHOD AND STRUCTURE FOR BURIED CIRCUITS AND DEVICES
32
Patent #:
7310585
Issue Dt:
12/18/2007
Application #:
11127616
Filing Dt:
05/12/2005
Publication #:
US20060258024
Pub Dt:
11/16/2006
Title:
METHOD OF INSPECTING INTEGRATED CIRCUITS DURING FABRICATION
33
Patent #:
7389481
Issue Dt:
06/17/2008
Application #:
11128069
Filing Dt:
05/12/2005
Publication #:
US20060259887
Pub Dt:
11/16/2006
Title:
INTEGRATED CIRCUIT DESIGN UTILIZING ARRAY OF FUNCTIONALLY INTERCHANGEABLE DYNAMIC LOGIC CELLS
34
Patent #:
7307011
Issue Dt:
12/11/2007
Application #:
11129325
Filing Dt:
05/16/2005
Publication #:
US20050199977
Pub Dt:
09/15/2005
Title:
STRUCTURE AND METHOD FOR FORMING A DIELECTRIC CHAMBER AND ELECTRONIC DEVICE INCLUDING THE DIELECTRIC CHAMBER
35
Patent #:
7356793
Issue Dt:
04/08/2008
Application #:
11129784
Filing Dt:
05/16/2005
Publication #:
US20060010410
Pub Dt:
01/12/2006
Title:
GENIE: A METHOD FOR CLASSIFICATION AND GRAPHICAL DISPLAY OF NEGATIVE SLACK TIMING TEST FAILURES
36
Patent #:
7305644
Issue Dt:
12/04/2007
Application #:
11129785
Filing Dt:
05/16/2005
Publication #:
US20060015836
Pub Dt:
01/19/2006
Title:
NEGATIVE SLACK RECOVERABILITY FACTOR - A NET WEIGHT TO ENHANCE TIMING CLOSURE BEHAVIOR
37
Patent #:
7371684
Issue Dt:
05/13/2008
Application #:
11130078
Filing Dt:
05/16/2005
Publication #:
US20060258159
Pub Dt:
11/16/2006
Title:
PROCESS FOR PREPARING ELECTRONICS STRUCTURES USING A SACRIFICIAL MULTILAYER HARDMASK SCHEME
38
Patent #:
7141727
Issue Dt:
11/28/2006
Application #:
11130313
Filing Dt:
05/16/2005
Publication #:
US20060255414
Pub Dt:
11/16/2006
Title:
METHOD AND APPARATUS FOR FABRICATING A CARBON NANOTUBE TRANSISTOR HAVING UNIPOLAR CHARACTERISTICS
39
Patent #:
7199658
Issue Dt:
04/03/2007
Application #:
11131534
Filing Dt:
05/18/2005
Publication #:
US20060261890
Pub Dt:
11/23/2006
Title:
CIRCUITS AND METHODS FOR IMPLEMENTING POWER AMPLIFIERS FOR MILLIMETER WAVE APPLICATIONS
40
Patent #:
7230286
Issue Dt:
06/12/2007
Application #:
11135227
Filing Dt:
05/23/2005
Publication #:
US20060273389
Pub Dt:
12/07/2006
Title:
VERTICAL FET WITH NANOWIRE CHANNELS AND A SILICIDED BOTTOM CONTACT
41
Patent #:
7526419
Issue Dt:
04/28/2009
Application #:
11135739
Filing Dt:
05/24/2005
Publication #:
US20060271515
Pub Dt:
11/30/2006
Title:
METHODS FOR RECONSTRUCTING DATA FROM SIMULATION MODELS
42
Patent #:
7313772
Issue Dt:
12/25/2007
Application #:
11136256
Filing Dt:
05/24/2005
Publication #:
US20060271890
Pub Dt:
11/30/2006
Title:
SYSTEMS, METHODS, AND MEDIA FOR BLOCK-BASED ASSERTION GENERATION, QUALIFICATION AND ANALYSIS
43
Patent #:
7457355
Issue Dt:
11/25/2008
Application #:
11136872
Filing Dt:
05/25/2005
Publication #:
US20060268442
Pub Dt:
11/30/2006
Title:
METHOD FOR AN EQUALIZER COMPUTATION IN A MEDIA SYSTEM USING A DATA SET SEPARATOR SEQUENCE
44
Patent #:
7444525
Issue Dt:
10/28/2008
Application #:
11137234
Filing Dt:
05/25/2005
Publication #:
US20060270173
Pub Dt:
11/30/2006
Title:
METHODS AND APPARATUS FOR REDUCING LEAKAGE CURRENT IN A DISABLED SOI CIRCUIT
45
Patent #:
7335976
Issue Dt:
02/26/2008
Application #:
11137245
Filing Dt:
05/25/2005
Publication #:
US20060267048
Pub Dt:
11/30/2006
Title:
CROSSTALK REDUCTION IN ELECTRICAL INTERCONNECTS USING DIFFERENTIAL SIGNALING
46
Patent #:
7247363
Issue Dt:
07/24/2007
Application #:
11137957
Filing Dt:
05/26/2005
Publication #:
US20050214508
Pub Dt:
09/29/2005
Title:
SUPPORTED GREENSHEET STRUCTURE AND METHOD IN MLC PROCESSING
47
Patent #:
7405129
Issue Dt:
07/29/2008
Application #:
11138797
Filing Dt:
05/26/2005
Publication #:
US20060105513
Pub Dt:
05/18/2006
Title:
DEVICE COMPRISING DOPED NANO-COMPONENT AND METHOD OF FORMING THE DEVICE
48
Patent #:
7506276
Issue Dt:
03/17/2009
Application #:
11138835
Filing Dt:
05/26/2005
Publication #:
US20060271893
Pub Dt:
11/30/2006
Title:
METHOD FOR ISOLATING PROBLEM NETWORKS WITHIN AN INTEGRATED CIRCUIT DESIGN
49
Patent #:
7256415
Issue Dt:
08/14/2007
Application #:
11140780
Filing Dt:
05/31/2005
Publication #:
US20060267086
Pub Dt:
11/30/2006
Title:
MEMORY DEVICE AND METHOD OF MANUFACTURING THE DEVICE BY SIMULTANEOUSLY CONDITIONING TRANSITION METAL OXIDE LAYERS IN A PLURALITY OF MEMORY CELLS
50
Patent #:
7748440
Issue Dt:
07/06/2010
Application #:
11141932
Filing Dt:
06/01/2005
Publication #:
US20050263879
Pub Dt:
12/01/2005
Title:
PATTERNED STRUCTURE FOR A THERMAL INTERFACE
51
Patent #:
7532501
Issue Dt:
05/12/2009
Application #:
11142248
Filing Dt:
06/02/2005
Publication #:
US20060274569
Pub Dt:
12/07/2006
Title:
SEMICONDUCTOR DEVICE INCLUDING BACK-GATED TRANSISTORS AND METHOD OF FABRICATING THE DEVICE
52
Patent #:
7340712
Issue Dt:
03/04/2008
Application #:
11142566
Filing Dt:
06/01/2005
Publication #:
US20060273821
Pub Dt:
12/07/2006
Title:
SYSTEM AND METHOD FOR CREATING A STANDARD CELL LIBRARY FOR REDUCED LEAKAGE AND IMPROVED PERFORMANCE
53
Patent #:
7291539
Issue Dt:
11/06/2007
Application #:
11142646
Filing Dt:
06/01/2005
Publication #:
US20060276011
Pub Dt:
12/07/2006
Title:
AMORPHIZATION/TEMPLATED RECRYSTALLIZATION METHOD FOR HYBRID ORIENTATION SUBSTRATES
54
Patent #:
NONE
Issue Dt:
Application #:
11143793
Filing Dt:
06/02/2005
Publication #:
US20050233597
Pub Dt:
10/20/2005
Title:
Nonlithographic method to produce self-aligned mask, articles produced by same and compositions for same
55
Patent #:
7807335
Issue Dt:
10/05/2010
Application #:
11144857
Filing Dt:
06/03/2005
Publication #:
US20060275706
Pub Dt:
12/07/2006
Title:
IMMERSION LITHOGRAPHY CONTAMINATION GETTERING LAYER
56
Patent #:
7729891
Issue Dt:
06/01/2010
Application #:
11145866
Filing Dt:
06/06/2005
Publication #:
US20070010975
Pub Dt:
01/11/2007
Title:
PROBABILISTIC REGRESSION SUITES FOR FUNCTIONAL VERIFICATION
57
Patent #:
7430800
Issue Dt:
10/07/2008
Application #:
11146441
Filing Dt:
06/06/2005
Publication #:
US20060272851
Pub Dt:
12/07/2006
Title:
APPARATUS AND METHOD FOR FAR END NOISE REDUCTION USING CAPACITIVE CANCELLATION BY OFFSET WIRING
58
Patent #:
7282790
Issue Dt:
10/16/2007
Application #:
11146495
Filing Dt:
06/06/2005
Publication #:
US20060274562
Pub Dt:
12/07/2006
Title:
PLANAR ARRAY CONTACT MEMORY CARDS
59
Patent #:
7259049
Issue Dt:
08/21/2007
Application #:
11146624
Filing Dt:
06/07/2005
Publication #:
US20050263797
Pub Dt:
12/01/2005
Title:
SELF-ALIGNED ISOLATION DOUBLE-GATE FET
60
Patent #:
7271034
Issue Dt:
09/18/2007
Application #:
11148737
Filing Dt:
06/09/2005
Publication #:
US20050277280
Pub Dt:
12/15/2005
Title:
SEMICONDUCTOR DEVICE WITH A HIGH THERMAL DISSIPATION EFFICIENCY
61
Patent #:
7119003
Issue Dt:
10/10/2006
Application #:
11148923
Filing Dt:
06/08/2005
Publication #:
US20050224973
Pub Dt:
10/13/2005
Title:
EXTENSION OF FATIGUE LIFE FOR C4 SOLDER BALL TO CHIP CONNECTION
62
Patent #:
7037744
Issue Dt:
05/02/2006
Application #:
11150059
Filing Dt:
06/10/2005
Publication #:
US20050272341
Pub Dt:
12/08/2005
Title:
METHOD FOR FABRICATING A SELF-ALIGNED NANOCOLUMNAR AIRBRIDGE AND STRUCTURE PRODUCED THEREBY
63
Patent #:
7459266
Issue Dt:
12/02/2008
Application #:
11150184
Filing Dt:
06/13/2005
Publication #:
US20050227177
Pub Dt:
10/13/2005
Title:
PHASE-CHANGE MEMORY CELL AND METHOD OF FABRICATING THE PHASE-CHANGE MEMORY CELL
64
Patent #:
7221579
Issue Dt:
05/22/2007
Application #:
11150188
Filing Dt:
06/13/2005
Publication #:
US20060279978
Pub Dt:
12/14/2006
Title:
METHOD AND STRUCTURE FOR HIGH PERFORMANCE PHASE CHANGE MEMORY
65
Patent #:
7541134
Issue Dt:
06/02/2009
Application #:
11150565
Filing Dt:
06/10/2005
Publication #:
US20050277058
Pub Dt:
12/15/2005
Title:
ANTIREFLECTIVE FILM-FORMING COMPOSITION, METHOD FOR MANUFACTURING THE SAME, AND ANTIREFLECTIVE FILM AND PATTERN FORMATION METHOD USING THE SAME
66
Patent #:
7611954
Issue Dt:
11/03/2009
Application #:
11150894
Filing Dt:
06/13/2005
Publication #:
US20050233535
Pub Dt:
10/20/2005
Title:
BIPOLAR TRANSISTOR SELF-ALIGNMENT WITH RAISED EXTRINSIC BASE EXTENSION AND METHODS OF FORMING SAME
67
Patent #:
7151029
Issue Dt:
12/19/2006
Application #:
11151007
Filing Dt:
06/14/2005
Publication #:
US20050237834
Pub Dt:
10/27/2005
Title:
MEMORY DEVICE AND METHOD OF MAKING THE SAME
68
Patent #:
7276384
Issue Dt:
10/02/2007
Application #:
11151470
Filing Dt:
06/13/2005
Publication #:
US20050226043
Pub Dt:
10/13/2005
Title:
MAGNETIC TUNNEL JUNCTIONS WITH IMPROVED TUNNELING MAGNETO-RESISTANCE
69
Patent #:
7391023
Issue Dt:
06/24/2008
Application #:
11151480
Filing Dt:
06/13/2005
Publication #:
US20050236567
Pub Dt:
10/27/2005
Title:
LITHOGRAPHY TOOL IMAGE QUALITY EVALUATING AND CORRECTING
70
Patent #:
NONE
Issue Dt:
Application #:
11151506
Filing Dt:
06/13/2005
Publication #:
US20050275060
Pub Dt:
12/15/2005
Title:
SEMICONDUCTOR STRUCTURE TO PRESERVE SHALLOW TRENCH ISOLATION DURING ETCHING
71
Patent #:
7355855
Issue Dt:
04/08/2008
Application #:
11151830
Filing Dt:
06/14/2005
Publication #:
US20060279935
Pub Dt:
12/14/2006
Title:
COMPLIANT THERMAL INTERFACE STRUCTURE UTILIZING SPRING ELEMENTS
72
Patent #:
7408780
Issue Dt:
08/05/2008
Application #:
11151843
Filing Dt:
06/14/2005
Publication #:
US20060279932
Pub Dt:
12/14/2006
Title:
COMPLIANT THERMAL INTERFACE STRUCTURE UTILIZING SPRING ELEMENTS WITH FINS
73
Patent #:
7362582
Issue Dt:
04/22/2008
Application #:
11151905
Filing Dt:
06/14/2005
Publication #:
US20060279936
Pub Dt:
12/14/2006
Title:
COOLING STRUCTURE USING RIGID MOVABLE ELEMENTS
74
Patent #:
7302661
Issue Dt:
11/27/2007
Application #:
11152580
Filing Dt:
06/14/2005
Publication #:
US20060282798
Pub Dt:
12/14/2006
Title:
EFFICIENT ELECTROMAGNETIC MODELING OF IRREGULAR METAL PLANES
75
Patent #:
7388273
Issue Dt:
06/17/2008
Application #:
11152750
Filing Dt:
06/14/2005
Publication #:
US20060278895
Pub Dt:
12/14/2006
Title:
REPROGRAMMABLE FUSE STRUCTURE AND METHOD
76
Patent #:
7308662
Issue Dt:
12/11/2007
Application #:
11153047
Filing Dt:
06/15/2005
Publication #:
US20060286691
Pub Dt:
12/21/2006
Title:
CAPACITANCE MODELING
77
Patent #:
7330662
Issue Dt:
02/12/2008
Application #:
11153570
Filing Dt:
06/13/2005
Publication #:
US20050232639
Pub Dt:
10/20/2005
Title:
SYSTEM AND METHOD FOR REMOTE OPTICAL DIGITAL NETWORKING OF COMPUTING DEVICES
78
Patent #:
7776993
Issue Dt:
08/17/2010
Application #:
11154794
Filing Dt:
06/15/2005
Publication #:
US20050250248
Pub Dt:
11/10/2005
Title:
UNDERFILLING WITH ACID-CLEAVABLE ACETAL AND KETAL EPOXY OLIGOMERS
79
Patent #:
7428483
Issue Dt:
09/23/2008
Application #:
11154905
Filing Dt:
06/16/2005
Publication #:
US20070005332
Pub Dt:
01/04/2007
Title:
METHOD AND APPARATUS TO SIMULATE AND VERIFY SIGNAL GLITCHING
80
Patent #:
7566629
Issue Dt:
07/28/2009
Application #:
11155029
Filing Dt:
06/16/2005
Publication #:
US20060286779
Pub Dt:
12/21/2006
Title:
PATTERNED SILICON-ON-INSULATOR LAYERS AND METHODS FOR FORMING THE SAME
81
Patent #:
7439108
Issue Dt:
10/21/2008
Application #:
11155030
Filing Dt:
06/16/2005
Publication #:
US20060284251
Pub Dt:
12/21/2006
Title:
COPLANAR SILICON-ON-INSULATOR (SOI) REGIONS OF DIFFERENT CRYSTAL ORIENTATIONS AND METHODS OF MAKING THE SAME
82
Patent #:
7392159
Issue Dt:
06/24/2008
Application #:
11157090
Filing Dt:
06/20/2005
Publication #:
US20060287739
Pub Dt:
12/21/2006
Title:
METHOD AND APPARATUS OF CAPACITY LEARNING FOR COMPUTER SYSTEMS AND APPLICATIONS
83
Patent #:
NONE
Issue Dt:
Application #:
11158372
Filing Dt:
06/22/2005
Publication #:
US20060289948
Pub Dt:
12/28/2006
Title:
Method to control flatband/threshold voltage in high-k metal gated stacks and structures thereof
84
Patent #:
7569442
Issue Dt:
08/04/2009
Application #:
11158726
Filing Dt:
06/22/2005
Publication #:
US20050239241
Pub Dt:
10/27/2005
Title:
HIGH SPEED LATERAL HETEROJUNCTION MISFETS REALIZED BY 2-DIMENSIONAL BANDGAP ENGINEERING AND METHODS THEREOF
85
Patent #:
7473749
Issue Dt:
01/06/2009
Application #:
11159477
Filing Dt:
06/23/2005
Publication #:
US20060292484
Pub Dt:
12/28/2006
Title:
PREPARATION OF TOPCOAT COMPOSITIONS AND METHODS OF USE THEREOF
86
Patent #:
7102377
Issue Dt:
09/05/2006
Application #:
11159913
Filing Dt:
06/23/2005
Title:
PACKAGING RELIABILITY SUPERCHIPS
87
Patent #:
7275229
Issue Dt:
09/25/2007
Application #:
11159915
Filing Dt:
06/23/2005
Publication #:
US20060294487
Pub Dt:
12/28/2006
Title:
AUTO CONNECTION ASSIGNMENT SYSTEM AND METHOD
88
Patent #:
7358035
Issue Dt:
04/15/2008
Application #:
11159946
Filing Dt:
06/23/2005
Publication #:
US20060292485
Pub Dt:
12/28/2006
Title:
TOPCOAT COMPOSITIONS AND METHODS OF USE THEREOF
89
Patent #:
7123529
Issue Dt:
10/17/2006
Application #:
11160054
Filing Dt:
06/07/2005
Title:
SENSE AMPLIFIER INCLUDING MULTIPLE CONDUCTION STATE FIELD EFFECT TRANSISTOR
90
Patent #:
8405165
Issue Dt:
03/26/2013
Application #:
11160055
Filing Dt:
06/07/2005
Publication #:
US20060273393
Pub Dt:
12/07/2006
Title:
FIELD EFFECT TRANSISTOR HAVING MULTIPLE CONDUCTION STATES
91
Patent #:
7677180
Issue Dt:
03/16/2010
Application #:
11160111
Filing Dt:
06/09/2005
Publication #:
US20060278120
Pub Dt:
12/14/2006
Title:
APPARATUS AND METHOD FOR STEERING TRANSPORT VEHICLES IN SEMICONDUCTOR PROCESSING
92
Patent #:
7391097
Issue Dt:
06/24/2008
Application #:
11160151
Filing Dt:
06/10/2005
Publication #:
US20060278932
Pub Dt:
12/14/2006
Title:
SECURE ELECTRICALLY PROGRAMMABLE FUSE
93
Patent #:
7385673
Issue Dt:
06/10/2008
Application #:
11160156
Filing Dt:
06/10/2005
Publication #:
US20060289794
Pub Dt:
12/28/2006
Title:
IMMERSION LITHOGRAPHY WITH EQUALIZED PRESSURE ON AT LEAST PROJECTION OPTICS COMPONENT AND WAFER
94
Patent #:
7406579
Issue Dt:
07/29/2008
Application #:
11160184
Filing Dt:
08/19/2005
Publication #:
US20050270876
Pub Dt:
12/08/2005
Title:
SELECTIVELY CHANGEABLE LINE WIDTH MEMORY
95
Patent #:
NONE
Issue Dt:
Application #:
11160213
Filing Dt:
06/14/2005
Publication #:
US20060281338
Pub Dt:
12/14/2006
Title:
METHOD FOR PREDICTION OF PREMATURE DIELECTRIC BREAKDOWN IN A SEMICONDUCTOR
96
Patent #:
7304901
Issue Dt:
12/04/2007
Application #:
11160268
Filing Dt:
06/16/2005
Publication #:
US20050270866
Pub Dt:
12/08/2005
Title:
ENABLING MEMORY REDUNDANCY DURING TESTING
97
Patent #:
7145829
Issue Dt:
12/05/2006
Application #:
11160273
Filing Dt:
06/16/2005
Publication #:
US20060285411
Pub Dt:
12/21/2006
Title:
SINGLE CYCLE REFRESH OF MULTI-PORT DYNAMIC RANDOM ACCESS MEMORY (DRAM)
98
Patent #:
7325213
Issue Dt:
01/29/2008
Application #:
11160307
Filing Dt:
06/17/2005
Publication #:
US20050278674
Pub Dt:
12/15/2005
Title:
NESTED DESIGN APPROACH
99
Patent #:
7669159
Issue Dt:
02/23/2010
Application #:
11160339
Filing Dt:
06/20/2005
Publication #:
US20050273744
Pub Dt:
12/08/2005
Title:
IC TILING PATTERN METHOD, IC SO FORMED AND ANALYSIS METHOD
100
Patent #:
7268397
Issue Dt:
09/11/2007
Application #:
11160360
Filing Dt:
06/21/2005
Publication #:
US20070010049
Pub Dt:
01/11/2007
Title:
THERMAL DISSIPATION STRUCTURES FOR FINFETS
Assignors
1
GLOBALFOUNDRIES U.S. 2 LLC
Exec Dt:
09/10/2015
2
GLOBALFOUNDRIES U.S. INC.
Exec Dt:
09/10/2015
Assignee
1
GLOBALFOUNDRIES INC.
PO BOX 309
UGLAND HOUSE
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 04:01 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT