skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036779/0001   Pages: 985
Recorded: 10/05/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
10/05/2010
Application #:
11736796
Filing Dt:
04/18/2007
Publication #:
Pub Dt:
10/23/2008
Title:
TRENCH STRUCTURE AND METHOD OF FORMING THE TRENCH STRUCTURE
2
Patent #:
Issue Dt:
05/03/2011
Application #:
11737289
Filing Dt:
04/19/2007
Publication #:
Pub Dt:
10/23/2008
Title:
METHOD FOR GENERATING A SKEW SCHEDULE FOR A CLOCK DISTRIBUTION NETWORK CONTAINING GATING ELEMENTS
3
Patent #:
NONE
Issue Dt:
Application #:
11737304
Filing Dt:
04/19/2007
Publication #:
Pub Dt:
08/16/2007
Title:
RESISTOR TUNING
4
Patent #:
Issue Dt:
08/19/2014
Application #:
11737447
Filing Dt:
04/19/2007
Publication #:
Pub Dt:
05/24/2012
Title:
SYSTEM FOR ABATING THE SIMULTANEOUS FLOW OF SILANE AND ARSINE
5
Patent #:
Issue Dt:
05/25/2010
Application #:
11737598
Filing Dt:
04/19/2007
Publication #:
Pub Dt:
12/13/2007
Title:
THREE DIMENSIONAL INTEGRATED CIRCUIT AND METHOD OF DESIGN
6
Patent #:
Issue Dt:
09/27/2011
Application #:
11737879
Filing Dt:
04/20/2007
Publication #:
Pub Dt:
10/23/2008
Title:
CONTACT MICROSCOPE USING POINT SOURCE ILLUMINATION
7
Patent #:
Issue Dt:
02/12/2013
Application #:
11737926
Filing Dt:
04/20/2007
Publication #:
Pub Dt:
10/23/2008
Title:
FABRICATING A CONTACT RHODIUM STRUCTURE BY ELECTROPLATING AND ELECTROPLATING COMPOSITION
8
Patent #:
Issue Dt:
01/26/2010
Application #:
11737989
Filing Dt:
04/20/2007
Publication #:
Pub Dt:
10/23/2008
Title:
HYBRID SUBSTRATES AND METHODS FOR FORMING SUCH HYBRID SUBSTRATES
9
Patent #:
Issue Dt:
12/02/2014
Application #:
11738032
Filing Dt:
04/20/2007
Publication #:
Pub Dt:
09/27/2007
Title:
MAGNETIC MATERIALS HAVING SUPERPARAMAGNETIC PARTICLES
10
Patent #:
Issue Dt:
01/11/2011
Application #:
11738142
Filing Dt:
04/20/2007
Publication #:
Pub Dt:
10/23/2008
Title:
APPARATUS, SYSTEM, AND METHOD FOR ADAPTER CARD FAILOVER
11
Patent #:
NONE
Issue Dt:
Application #:
11738150
Filing Dt:
04/20/2007
Publication #:
Pub Dt:
10/23/2008
Title:
Apparatus, System, and Method For Adapter Card Failover
12
Patent #:
Issue Dt:
03/01/2011
Application #:
11738837
Filing Dt:
04/23/2007
Publication #:
Pub Dt:
10/23/2008
Title:
PREPARATION OF HIGH QUALITY STRAINED-SEMICONDUCTOR DIRECTLY-ON-INSULATOR SUBSTRATES
13
Patent #:
NONE
Issue Dt:
Application #:
11739251
Filing Dt:
04/24/2007
Publication #:
Pub Dt:
10/30/2008
Title:
METHOD OF REDUCING PEAK POWER CONSUMPTION IN AN INTEGRATED CIRCUIT SYSTEM
14
Patent #:
NONE
Issue Dt:
Application #:
11739723
Filing Dt:
04/25/2007
Publication #:
Pub Dt:
10/30/2008
Title:
Implementing APS Voltage Level Activation With Secondary Chip in Stacked-Chip Technology
15
Patent #:
Issue Dt:
07/29/2008
Application #:
11739773
Filing Dt:
04/25/2007
Title:
PISTON RESET APPARATUS FOR A MULTICHIP MODULE AND METHOD FOR RESETTING PISTONS IN THE SAME
16
Patent #:
Issue Dt:
04/08/2008
Application #:
11739979
Filing Dt:
04/25/2007
Publication #:
Pub Dt:
08/16/2007
Title:
METHOD OF MAKING ELECTRICALLY PROGRAMMABLE FUSE FOR SILICON-ON-INSULATOR (SOI) TECHNOLOGY
17
Patent #:
NONE
Issue Dt:
Application #:
11740325
Filing Dt:
04/26/2007
Publication #:
Pub Dt:
10/30/2008
Title:
VIA AND SOLDER BALL SHAPES TO MAXIMIZE CHIP OR SILICON CARRIER STRENGTH RELATIVE TO THERMAL OR BENDING LOAD ZERO POINT
18
Patent #:
NONE
Issue Dt:
Application #:
11740442
Filing Dt:
04/26/2007
Publication #:
Pub Dt:
10/30/2008
Title:
FIELD EFFECT TRANSISTOR WITH INVERTED T SHAPED GATE ELECTRODE AND METHODS FOR FABRICATION THEREOF
19
Patent #:
Issue Dt:
05/03/2011
Application #:
11740556
Filing Dt:
04/26/2007
Publication #:
Pub Dt:
10/30/2008
Title:
DISTRIBUTED, FAULT-TOLERANT AND HIGHLY AVAILABLE COMPUTING SYSTEM
20
Patent #:
Issue Dt:
09/27/2011
Application #:
11741017
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
10/30/2008
Title:
SELECTIVE ETCH OF TIW FOR CAPTURE PAD FORMATION
21
Patent #:
Issue Dt:
11/04/2008
Application #:
11741034
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
11/01/2007
Title:
METHOD FOR REDUCING OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS
22
Patent #:
Issue Dt:
03/30/2010
Application #:
11741345
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
02/07/2008
Title:
INTERPOSER STRUCTURES AND METHODS OF MANUFACTURING THE SAME
23
Patent #:
Issue Dt:
03/01/2011
Application #:
11741436
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
08/30/2007
Title:
STRUCTURE FOR PERFORMANCE IMPROVEMENT IN VERTICAL BIPOLAR TRANSISTORS
24
Patent #:
Issue Dt:
12/25/2007
Application #:
11741441
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
08/30/2007
Title:
DUAL STRESSED SOI SUBSTRATES
25
Patent #:
Issue Dt:
05/03/2011
Application #:
11741555
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
10/30/2008
Title:
METHOD AND SYSTEM FOR ADDRESSING NON-FUNCTIONAL CONCERNS
26
Patent #:
NONE
Issue Dt:
Application #:
11741781
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
10/30/2008
Title:
METHOD OF FORMING PHASE CHANGE MEMORY CELL WITH REDUCED SWITCHABLE VOLUME
27
Patent #:
Issue Dt:
02/14/2012
Application #:
11741898
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
10/30/2008
Title:
RECESSED GATE CHANNEL WITH LOW VT CORNER
28
Patent #:
NONE
Issue Dt:
Application #:
11741908
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
10/30/2008
Title:
AIR GAP WITH SELECTIVE PINCHOFF USING AN ANTI-NUCLEATION LAYER
29
Patent #:
Issue Dt:
11/16/2010
Application #:
11742095
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
10/30/2008
Title:
NON-DESTRUCTIVE, BELOW-SURFACE DEFECT RENDERING USING IMAGE INTENSITY ANALYSIS
30
Patent #:
Issue Dt:
05/17/2011
Application #:
11742100
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
10/30/2008
Title:
HARDWARE SIMULATION ACCELERATOR DESIGN AND METHOD THAT EXPLOITS A PARALLEL STRUCTURE OF USER MODELS TO SUPPORT A LARGER USER MODEL SIZE
31
Patent #:
Issue Dt:
06/24/2008
Application #:
11742147
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD OF FABRICATING A BODY CAPACITOR FOR SOI MEMORY
32
Patent #:
Issue Dt:
03/01/2011
Application #:
11742161
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
10/30/2008
Title:
STRUCTURE AND METHODS OF PROCESSING FOR SOLDER THERMAL INTERFACE MATERIALS FOR CHIP COOLING
33
Patent #:
Issue Dt:
11/04/2008
Application #:
11742180
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD OF FORMING VERTICAL FET WITH NANOWIRE CHANNELS AND A SILICIDED BOTTOM CONTACT
34
Patent #:
Issue Dt:
03/20/2012
Application #:
11742227
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
10/30/2008
Title:
METHOD AND SYSTEM FOR CAUSAL MODELING AND OUTLIER DETECTION
35
Patent #:
Issue Dt:
12/20/2011
Application #:
11742474
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
10/30/2008
Title:
METHOD OF PRODUCING UV STABLE LIQUID CRYSTAL ALIGNMENT
36
Patent #:
NONE
Issue Dt:
Application #:
11743101
Filing Dt:
05/01/2007
Publication #:
Pub Dt:
11/06/2008
Title:
Threshold Adjustment for High-K Gate Dielectric CMOS
37
Patent #:
Issue Dt:
08/05/2008
Application #:
11743686
Filing Dt:
05/03/2007
Title:
APPARATUS AND METHOD FOR IMPROVED SRAM DEVICE PERFORMANCE THROUGH DOUBLE GATE TOPOLOGY
38
Patent #:
Issue Dt:
01/18/2011
Application #:
11744234
Filing Dt:
05/04/2007
Publication #:
Pub Dt:
11/06/2008
Title:
CARBON NANOTUBE DIODES AND ELECTROSTATIC DISCHARGE CIRCUITS AND METHODS
39
Patent #:
Issue Dt:
09/07/2010
Application #:
11744248
Filing Dt:
05/04/2007
Publication #:
Pub Dt:
11/06/2008
Title:
FORMATION OF DUMMY FEATURES AND INDUCTORS IN SEMICONDUCTOR FABRICATION
40
Patent #:
Issue Dt:
08/19/2008
Application #:
11744288
Filing Dt:
05/04/2007
Title:
METHOD FOR IMPLEMENTING DOMINO SRAM LEAKAGE CURRENT REDUCTION
41
Patent #:
NONE
Issue Dt:
Application #:
11744482
Filing Dt:
05/04/2007
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD AND SYSTEM FOR LOGIC VERIFICATION USING MIRROR INTERFACE
42
Patent #:
Issue Dt:
11/04/2008
Application #:
11744600
Filing Dt:
05/04/2007
Publication #:
Pub Dt:
09/20/2007
Title:
METHOD OF CREATING DEFECT FREE HIGH GE CONTENT (> 25%) SIGE-ON-INSULATOR (SGOI) SUBSTRATES USING WAFER BONDING TECHNIQUES
43
Patent #:
Issue Dt:
01/25/2011
Application #:
11744980
Filing Dt:
05/07/2007
Publication #:
Pub Dt:
11/13/2008
Title:
SYSTEM FOR AND METHOD OF VERIFYING IC AUTHENTICITY
44
Patent #:
Issue Dt:
10/05/2010
Application #:
11745085
Filing Dt:
05/07/2007
Publication #:
Pub Dt:
11/13/2008
Title:
SYSTEM AND METHOD FOR GLITCH ANALYSIS IN CIRCUITS
45
Patent #:
Issue Dt:
04/21/2009
Application #:
11745610
Filing Dt:
05/08/2007
Publication #:
Pub Dt:
09/06/2007
Title:
WIRING PATERNS FORMED BY SELECTIVE METAL PLATING
46
Patent #:
Issue Dt:
10/27/2009
Application #:
11745811
Filing Dt:
05/08/2007
Publication #:
Pub Dt:
11/13/2008
Title:
SWITCH ARRAY CIRCUIT AND SYSTEM USING PROGRAMMABLE VIA STRUCTURES WITH PHASE CHANGE MATERIALS
47
Patent #:
Issue Dt:
05/20/2008
Application #:
11745970
Filing Dt:
05/08/2007
Publication #:
Pub Dt:
09/06/2007
Title:
METHOD AND SYSTEM FOR PERFORMING STREAMING OF ENCODED DATA
48
Patent #:
NONE
Issue Dt:
Application #:
11746508
Filing Dt:
05/09/2007
Publication #:
Pub Dt:
09/06/2007
Title:
DEVICE HAVING A REDUNDANT STRUCTURE
49
Patent #:
NONE
Issue Dt:
Application #:
11746680
Filing Dt:
05/10/2007
Publication #:
Pub Dt:
11/13/2008
Title:
Layer Transfer Process and Functionally Enhanced Integrated Circuits Products Thereby
50
Patent #:
Issue Dt:
06/07/2011
Application #:
11746684
Filing Dt:
05/10/2007
Publication #:
Pub Dt:
11/13/2008
Title:
USING CRACK ARRESTOR FOR INHIBITING DAMAGE FROM DICING AND CHIP PACKAGING INTERACTION FAILURES IN BACK END OF LINE STRUCTURES
51
Patent #:
Issue Dt:
01/04/2011
Application #:
11746759
Filing Dt:
05/10/2007
Publication #:
Pub Dt:
11/13/2008
Title:
RESIDUE FREE PATTERNED LAYER FORMATION METHOD APPLICABLE TO CMOS STRUCTURES
52
Patent #:
Issue Dt:
02/08/2011
Application #:
11746976
Filing Dt:
05/10/2007
Publication #:
Pub Dt:
11/13/2008
Title:
CLOSED-LOOP MODELING OF GATE LEAKAGE FOR FAST SIMULATORS
53
Patent #:
Issue Dt:
10/26/2010
Application #:
11747342
Filing Dt:
05/11/2007
Publication #:
Pub Dt:
11/13/2008
Title:
CIRCUIT STRUCTURES AND METHODS WITH BEOL LAYER(S) CONFIGURED TO BLOCK ELECTROMAGNETIC INTERFERENCE
54
Patent #:
Issue Dt:
01/31/2012
Application #:
11747887
Filing Dt:
05/11/2007
Publication #:
Pub Dt:
01/17/2008
Title:
RAID 3 + 3
55
Patent #:
Issue Dt:
07/06/2010
Application #:
11748521
Filing Dt:
05/15/2007
Publication #:
Pub Dt:
11/20/2008
Title:
SELF-ALIGNED AND EXTENDED INTER-WELL ISOLATION STRUCTURE
56
Patent #:
Issue Dt:
01/04/2011
Application #:
11748560
Filing Dt:
05/15/2007
Publication #:
Pub Dt:
11/20/2008
Title:
IN SITU MONITORING OF WAFER CHARGE DISTRIBUTION IN PLASMA PROCESSING
57
Patent #:
Issue Dt:
08/19/2008
Application #:
11748575
Filing Dt:
05/15/2007
Publication #:
Pub Dt:
09/13/2007
Title:
SYSTEM FOR SEARCH AND ANALYSIS OF SYSTEMATIC DEFECTS IN INTEGRATED CIRCUITS
58
Patent #:
Issue Dt:
03/25/2014
Application #:
11748576
Filing Dt:
05/15/2007
Publication #:
Pub Dt:
09/13/2007
Title:
MULTIPLE-GATE DEVICE WITH FLOATING BACK GATE
59
Patent #:
Issue Dt:
05/27/2008
Application #:
11748579
Filing Dt:
05/15/2007
Publication #:
Pub Dt:
09/13/2007
Title:
MEMORY DEVICE AND METHOD OF MANUFACTURING THE DEVICE BY SIMULTANEOUSLY CONDITIONING TRANSITION METAL OXIDE LAYERS IN A PLURALITY OF MEMORY CELLS
60
Patent #:
Issue Dt:
10/26/2010
Application #:
11748736
Filing Dt:
05/15/2007
Publication #:
Pub Dt:
11/20/2008
Title:
SYSTEM AND METHODS OF BALANCING SCAN CHAINS AND INSERTING THE BALANCED-LENGTH SCAN CHAINS INTO HIERARCHICALLY DESIGNED INTEGRATED CIRCUITS.
61
Patent #:
Issue Dt:
12/25/2012
Application #:
11749295
Filing Dt:
05/16/2007
Publication #:
Pub Dt:
11/20/2008
Title:
METHOD AND APPARATUS FOR RUN-TIME STATISTICS DEPENDENT PROGRAM EXECUTION USING SOURCE-CODING
62
Patent #:
Issue Dt:
08/24/2010
Application #:
11749350
Filing Dt:
05/16/2007
Publication #:
Pub Dt:
11/20/2008
Title:
IN-SITU HIGH-RESOLUTION LIGHT-OPTICAL CHANNEL FOR OPTICAL VIEWING AND SURFACE PROCESSING IN PARALLEL WITH CHARGED PARTICLE (FIB AND SEM) TECHNIQUES
63
Patent #:
Issue Dt:
02/07/2012
Application #:
11749384
Filing Dt:
05/16/2007
Publication #:
Pub Dt:
11/20/2008
Title:
METHOD OF MANUFACTURE OF DAMASCENE RETICLE
64
Patent #:
Issue Dt:
03/23/2010
Application #:
11749417
Filing Dt:
05/16/2007
Publication #:
Pub Dt:
09/13/2007
Title:
INTEGRATED CIRCUIT WITH BULK AND SOI DEVICES CONNECTED WITH AN EPITAXIAL REGION
65
Patent #:
Issue Dt:
02/03/2009
Application #:
11749711
Filing Dt:
05/16/2007
Publication #:
Pub Dt:
11/20/2008
Title:
HIGH-RATE RLL ENCODING
66
Patent #:
Issue Dt:
07/14/2009
Application #:
11749775
Filing Dt:
05/17/2007
Publication #:
Pub Dt:
09/13/2007
Title:
METHOD OF ASSESSING POTENTIAL FOR CHARGING DAMAGE IN INTEGRATED CIRCUIT DESIGNS AND STRUCTURES FOR PREVENTING CHARGING DAMAGE
67
Patent #:
Issue Dt:
09/07/2010
Application #:
11749898
Filing Dt:
05/17/2007
Publication #:
Pub Dt:
11/20/2008
Title:
METHOD FOR FEOL AND BEOL WIRING
68
Patent #:
Issue Dt:
09/21/2010
Application #:
11750026
Filing Dt:
05/17/2007
Publication #:
Pub Dt:
11/20/2008
Title:
COMPOSITE STRUCTURES TO PREVENT PATTERN COLLAPSE
69
Patent #:
Issue Dt:
08/30/2011
Application #:
11750322
Filing Dt:
05/17/2007
Publication #:
Pub Dt:
11/20/2008
Title:
TECHNIQUES FOR DATA CENTER COOLING
70
Patent #:
Issue Dt:
03/23/2010
Application #:
11750355
Filing Dt:
05/18/2007
Publication #:
Pub Dt:
09/20/2007
Title:
TRENCH METAL-INSULATOR-METAL (MIM) CAPACITORS INTEGRATED WITH MIDDLE-OF-LINE METAL CONTACTS, AND METHOD OF FABRICATING SAME
71
Patent #:
Issue Dt:
01/11/2011
Application #:
11750356
Filing Dt:
05/18/2007
Publication #:
Pub Dt:
11/20/2008
Title:
METHOD OF USE FOR PHOTOPATTERNABLE DIELECTRIC MATERIALS FOR BEOL APPLICATIONS
72
Patent #:
NONE
Issue Dt:
Application #:
11750423
Filing Dt:
05/18/2007
Publication #:
Pub Dt:
09/27/2007
Title:
TRENCH PHOTODETECTOR
73
Patent #:
Issue Dt:
01/28/2014
Application #:
11750559
Filing Dt:
05/18/2007
Publication #:
Pub Dt:
11/20/2008
Title:
VACUUM EXTRUSION METHOD OF MANUFACTURING A THERMAL PASTE
74
Patent #:
Issue Dt:
08/20/2013
Application #:
11750631
Filing Dt:
05/18/2007
Publication #:
Pub Dt:
11/20/2008
Title:
COMPACT MULTI-PORT CAM CELL IMPLEMENTED IN 3D VERTICAL INTEGRATION
75
Patent #:
NONE
Issue Dt:
Application #:
11750676
Filing Dt:
05/18/2007
Publication #:
Pub Dt:
11/20/2008
Title:
MULTI-WAFER 3D CAM CELL
76
Patent #:
NONE
Issue Dt:
Application #:
11750892
Filing Dt:
05/18/2007
Publication #:
Pub Dt:
11/20/2008
Title:
INTERCONNECT STRUCTURES WITH TERNARY PATTERNED FEATURES GENERATED FROM TWO LITHOGRAPHIC PROCESSES
77
Patent #:
Issue Dt:
01/12/2010
Application #:
11751105
Filing Dt:
05/21/2007
Publication #:
Pub Dt:
11/27/2008
Title:
SILICON-ON-INSULATOR STRUCTURES FOR THROUGH VIA IN SILICON CARRIERS
78
Patent #:
Issue Dt:
08/05/2008
Application #:
11751788
Filing Dt:
05/22/2007
Publication #:
Pub Dt:
09/20/2007
Title:
MANUFACTURABLE COWP METAL CAP PROCESS FOR COPPER INTERCONNECTS
79
Patent #:
NONE
Issue Dt:
Application #:
11752035
Filing Dt:
05/22/2007
Publication #:
Pub Dt:
09/20/2007
Title:
METHOD AND APPARATUS FOR CONVERTING GLOBALLY CLOCK-GATED CIRCUITS TO LOCALLY CLOCK-GATED CIRCUITS
80
Patent #:
Issue Dt:
08/31/2010
Application #:
11752449
Filing Dt:
05/23/2007
Publication #:
Pub Dt:
11/27/2008
Title:
APPARATUS FOR CRACK PREVENTION IN INTEGRATED CIRCUIT PACKAGES
81
Patent #:
Issue Dt:
05/18/2010
Application #:
11752534
Filing Dt:
05/23/2007
Publication #:
Pub Dt:
01/24/2008
Title:
CIRCUIT ELEMENT FUNCTION MATCHING DESPITE AUTO-GENERATED DUMMY SHAPES
82
Patent #:
Issue Dt:
10/13/2009
Application #:
11753127
Filing Dt:
05/24/2007
Publication #:
Pub Dt:
09/20/2007
Title:
METHOD AND SYSTEM FOR OPTIMIZED INSTRUCTION FETCH TO PROTECT AGAINST SOFT AND HARD ERRORS
83
Patent #:
Issue Dt:
11/30/2010
Application #:
11753644
Filing Dt:
05/25/2007
Publication #:
Pub Dt:
11/27/2008
Title:
SYSTEM AND METHOD FOR POWER DOMAIN OPTIMIZATION
84
Patent #:
NONE
Issue Dt:
Application #:
11753711
Filing Dt:
05/25/2007
Publication #:
Pub Dt:
11/27/2008
Title:
METHOD AND APPARATUS FOR WAFER EDGE CLEANING
85
Patent #:
Issue Dt:
09/29/2009
Application #:
11753862
Filing Dt:
05/25/2007
Publication #:
Pub Dt:
11/27/2008
Title:
HALO-FIRST ULTRA-THIN SOI FET FOR SUPERIOR SHORT CHANNEL CONTROL
86
Patent #:
Issue Dt:
09/20/2011
Application #:
11753874
Filing Dt:
05/25/2007
Publication #:
Pub Dt:
10/04/2007
Title:
COMMON CARRIER
87
Patent #:
Issue Dt:
03/16/2010
Application #:
11754625
Filing Dt:
05/29/2007
Publication #:
Pub Dt:
09/20/2007
Title:
SYSTEM AND METHOD OF ANALYZING TIMING EFFECTS OF SPATIAL DISTRIBUTION IN CIRCUITS
88
Patent #:
Issue Dt:
07/06/2010
Application #:
11754627
Filing Dt:
05/29/2007
Publication #:
Pub Dt:
09/20/2007
Title:
STRUCTURES AND METHODS FOR MAKING STRAINED MOSFETS
89
Patent #:
Issue Dt:
09/10/2013
Application #:
11755019
Filing Dt:
05/30/2007
Publication #:
Pub Dt:
09/27/2007
Title:
THERMAL PASTE CONTAINMENT FOR SEMICONDUCTOR MODULES
90
Patent #:
Issue Dt:
02/01/2011
Application #:
11755201
Filing Dt:
05/30/2007
Publication #:
Pub Dt:
09/27/2007
Title:
COMMON CARRIER
91
Patent #:
Issue Dt:
06/12/2012
Application #:
11755356
Filing Dt:
05/30/2007
Publication #:
Pub Dt:
12/04/2008
Title:
SYSTEMS AND METHODS FOR ADAPTIVE SIGNAL SAMPLING AND SAMPLE QUANTIZATION FOR RESOURCE-CONSTRAINED STREAM PROCESSING
92
Patent #:
Issue Dt:
01/25/2011
Application #:
11755502
Filing Dt:
05/30/2007
Publication #:
Pub Dt:
12/04/2008
Title:
VERTICAL PARALLEL PLATE CAPACITOR STRUCTURES
93
Patent #:
Issue Dt:
08/27/2013
Application #:
11755811
Filing Dt:
05/31/2007
Publication #:
Pub Dt:
12/04/2008
Title:
OPTIMIZATION PROCESS AND SYSTEM FOR A HETEROGENEOUS AD HOC NETWORK
94
Patent #:
Issue Dt:
08/11/2009
Application #:
11755995
Filing Dt:
05/31/2007
Publication #:
Pub Dt:
12/04/2008
Title:
SEMICONDUCTOR STRUCTURE FOR FUSE AND ANTI-FUSE APPLICATIONS
95
Patent #:
Issue Dt:
06/17/2008
Application #:
11756078
Filing Dt:
05/31/2007
Publication #:
Pub Dt:
09/27/2007
Title:
THERMAL DISSIPATION STRUCTURES FOR FINFETS
96
Patent #:
Issue Dt:
07/16/2013
Application #:
11756482
Filing Dt:
05/31/2007
Publication #:
Pub Dt:
12/04/2008
Title:
CHRONICLING FOR PROCESS DISCOVERY IN MODEL DRIVEN BUSINESS TRANSFORMATION
97
Patent #:
Issue Dt:
08/10/2010
Application #:
11756883
Filing Dt:
06/01/2007
Publication #:
Pub Dt:
09/27/2007
Title:
PERFORMANCE IN MODEL-BASED OPC ENGINE UTILIZING EFFICIENT POLYGON PINNING METHOD
98
Patent #:
Issue Dt:
06/28/2011
Application #:
11757162
Filing Dt:
06/01/2007
Publication #:
Pub Dt:
12/04/2008
Title:
APPARATUS AND METHOD FOR DISTINGUISHING SINGLE BIT ERRORS IN MEMORY MODULES
99
Patent #:
NONE
Issue Dt:
Application #:
11757465
Filing Dt:
06/04/2007
Publication #:
Pub Dt:
12/04/2008
Title:
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR SPARE CIRCUITRY DISTRIBUTION
100
Patent #:
Issue Dt:
02/02/2010
Application #:
11757472
Filing Dt:
06/04/2007
Publication #:
Pub Dt:
12/04/2008
Title:
SOI FET WITH SOURCE-SIDE BODY DOPING
Assignors
1
Exec Dt:
09/10/2015
2
Exec Dt:
09/10/2015
Assignee
1
PO BOX 309
UGLAND HOUSE
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 08:48 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT