|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
12354088
|
Filing Dt:
|
01/15/2009
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
DAMASCENE GATE FIELD EFFECT TRANSISTOR WITH AN INTERNAL SPACER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12354247
|
Filing Dt:
|
01/15/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
METHOD FOR ENHANCING LITHOGRAPHIC IMAGING OF ISOLATED AND SEMI-ISOLATED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12354958
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
THREE DIMENSIONAL CHIP FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12354996
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
EFUSE WITH PARTIAL SIGE LAYER AND DESIGN STRUCTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12355368
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SELECTIVE IMPLEMENTATION OF BARRIER LAYERS TO ACHIEVE THRESHOLD VOLTAGE CONTROL IN CMOS DEVICE FABRICATION WITH HIGH-K DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12355495
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
MOTOR CONTROL MECHANISM FOR ELECTRIC VEHICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12355547
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
GILBERT MIXERS WITH IMPROVED ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12355757
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
METHODS AND APPARATUS FOR BOOLEAN EQUIVALENCY CHECKING IN THE PRESENCE OF VOTING LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12355814
|
Filing Dt:
|
01/19/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
SHORT PATH CUSTOMIZED MASK CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12355815
|
Filing Dt:
|
01/19/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
METHOD OF OPERATING TRANSISTORS AND STRUCTURES THEREOF FOR IMPROVED RELIABILITY AND LIFETIME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12355889
|
Filing Dt:
|
01/19/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
SIGNAL AND POWER SUPPLY INTEGRATED ESD PROTECTION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12355953
|
Filing Dt:
|
01/19/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
DIRECT CONTACT BETWEEN HIGH-K/METAL GATE AND WIRING PROCESS FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12355954
|
Filing Dt:
|
01/19/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
PROGRAMMABLE HIGH-K/METAL GATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12356105
|
Filing Dt:
|
01/20/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
STRUCTURE WITH SELF ALIGNED RESIST LAYER ON AN INTERCONNECT SURFACE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12356187
|
Filing Dt:
|
01/20/2009
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
PHOTORESIST COMPOSITIONS AND METHOD FOR MULTIPLE EXPOSURES WITH MULTIPLE LAYER RESIST SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12356394
|
Filing Dt:
|
01/20/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
AUTONOMIC INFORMATION MANAGEMENT SYSTEM (IMS) MAINFRAME DATABASE POINTER ERROR DIAGNOSTIC DATA EXTRACTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12357453
|
Filing Dt:
|
01/22/2009
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
ANGLED FLYING LEAD WIRE BONDING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12357648
|
Filing Dt:
|
01/22/2009
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
MULTILAYER OPC FOR DESIGN AWARE MANUFACTURING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12357686
|
Filing Dt:
|
01/22/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
HIGH DENSITY INTEGRATED CIRCUIT APPARATUS, TEST PROBE AND METHODS OF USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
12357721
|
Filing Dt:
|
01/22/2009
|
Title:
|
CRACK TRAPPING AND ARREST IN THIN FILM STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12357886
|
Filing Dt:
|
01/22/2009
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
Phase Change Materials for Applications that Require Fast Switching and High Endurance
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12358593
|
Filing Dt:
|
01/23/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
ANAMORPHIC CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12358736
|
Filing Dt:
|
01/23/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
OPTIMAL DITHERING OF A DIGITALLY CONTROLLED OSCILLATOR WITH CLOCK DITHERING FOR GAIN AND BANDWIDTH CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12359369
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
SCHEDULING FOR PARALLEL PROCESSING OF REGIONALLY-CONSTRAINED PLACEMENT PROBLEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12359434
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
METHOD FOR TUNING THE THRESHOLD VOLTAGE OF A METAL GATE AND HIGH-K DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12359484
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
IMPLEMENTING TAMPER EVIDENT AND RESISTANT DETECTION THROUGH MODULATION OF CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12359520
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DUAL METAL GATES AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
12360132
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
TARGET AND METHOD FOR MASK-TO-WAFER CD, PATTERN PLACEMENT AND OVERLAY MEASUREMENT AND CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12360230
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
IMPLEMENTING ENHANCED DUAL MODE SRAM PERFORMANCE SCREEN RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12360242
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
IMPLEMENTING ENHANCED SRAM STABILITY AND ENHANCED CHIP YIELD WITH CONFIGURABLE WORDLINE VOLTAGE LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12360402
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
COLLECTING FAILURE INFORMATION ON ERROR CORRECTION CODE (ECC) PROTECTED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12360538
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
SIMPLE RADIO FREQUENCY INTEGRATED CIRCUIT (RFIC) PACKAGES WITH INTEGRATED ANTENNAS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12362877
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
STRIPED ON-CHIP INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12363239
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
STRAINED SEMICONDUCTOR-ON-INSULATOR (SSOI) BY A SIMOX METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12364088
|
Filing Dt:
|
02/02/2009
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
COMPRESSIVE NITRIDE FILM AND METHOD OF MANUFACTURING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12364110
|
Filing Dt:
|
02/02/2009
|
Title:
|
PLASTIC LAND GRID ARRAY (PLGA) MODULE WITH INVERTED HYBRID LAND GRID ARRAY (LGA) INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12364427
|
Filing Dt:
|
02/02/2009
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
WEAR GAUGE AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12365919
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
COMPENSATION OF VCO GAIN CURVE OFFSETS USING AUTO-CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12365921
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
AUTO-CALIBRATION FOR RING OSCILLATOR VCO
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12365990
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
HEAT FLOW MEASUREMENT TOOL FOR A RACK MOUNTED ASSEMBLY OF ELECTRONIC EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12366005
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
IMPLEMENTING CML MULTIPLEXER LOAD BALANCING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12366356
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
STRESS OPTIMIZATION IN DUAL EMBEDDED EPITAXIALLY GROWN SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12366425
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
TRANSISTOR STRUCTURE WITH MINIMIZED PARASITICS AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12366770
|
Filing Dt:
|
02/06/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
VOLTAGE CONTROLLED STATIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12367759
|
Filing Dt:
|
02/09/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR PMOS DEVICES WITH HIGH K METAL GATE INTEGRATION AND SIGE CHANNEL ENGINEERING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12367951
|
Filing Dt:
|
02/09/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
HIGH-DENSITY 3-DIMENSIONAL RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12368452
|
Filing Dt:
|
02/10/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
POST INITIAL MICROCODE LOAD CO-SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12368561
|
Filing Dt:
|
02/10/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
FIN AND FINFET FORMATION BY ANGLED ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12369021
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
CONTINUOUSLY TUNABLE INDUCTOR AND METHOD TO CONTINUOUSLY TUNE AN INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12369036
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
INDUCTOR AND METHOD OF OPERATING AN INDUCTOR BY COMBINING PRIMARY AND SECONDARY COILS WITH COUPLING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12369066
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
CRITICAL PATH REDUNDANT LOGIC FOR MITIGATION OF HARDWARE ACROSS CHIP VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12369099
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR SUBSTRATE AND STRUCTURE INCLUDING MULTIPLE ORDER RADIO FERQUENCY HARMONIC SUPRESSING REGION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12369150
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
PHOTORESIST COMPOSITIONS AND METHODS OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12369249
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
SOI RADIO FREQUENCY SWITCH WITH REDUCED SIGNAL DISTORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12370048
|
Filing Dt:
|
02/12/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR DEMONSTRATING THE CORRECTNESS OF AN EXECUTION TRACE IN CONCURRENT PROCESSING ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12370356
|
Filing Dt:
|
02/12/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
HIGH-SPEED ELECTROSTATIC ACTUATION OF MEMS-BASED DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12370848
|
Filing Dt:
|
02/13/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
Implementing Variable Threshold Voltage Transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12371180
|
Filing Dt:
|
02/13/2009
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
ULTRA LOW K PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION PROCESSES USING A SINGLE BIFUNCTIONAL PRECURSOR CONTAINING BOTH A SICOH MATRIX FUNCTIONALITY AND ORGANIC POROGEN FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12371756
|
Filing Dt:
|
02/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
HIGH YIELD, HIGH DENSITY ON-CHIP CAPACITOR DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12371943
|
Filing Dt:
|
02/17/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
NANOWIRE MESH DEVICE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12371956
|
Filing Dt:
|
02/17/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
METHOD FOR SELECTIVELY ADJUSTING LOCAL RESIST PATTERN DIMENSION WITH CHEMICAL TREATMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12372104
|
Filing Dt:
|
02/17/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
MEASURING STRAIN OF EPITAXIAL FILMS USING MICRO X-RAY DIFFRACTION FOR IN-LINE METROLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12388586
|
Filing Dt:
|
02/19/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
ASYMMETRIC JUNCTION FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12388851
|
Filing Dt:
|
02/19/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
METHOD FOR PROVIDING ROTATIONALLY SYMMETRIC ALIGNMENT MARKS FOR AN ALIGNMENT SYSTEM THAT REQUIRES ASYMMETRIC GEOMETRIC LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12388932
|
Filing Dt:
|
02/19/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
PERFORMING A STATISTICAL TIMING ABSTRACTION FOR A HIERARCHICAL TIMING ANALYSIS OF VLSI CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12389618
|
Filing Dt:
|
02/20/2009
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
DIGITAL TO ANALOG CONVERTER HAVING FASTPATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12390739
|
Filing Dt:
|
02/23/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
EDRAM MEMORY CELL STRUCTURE AND METHOD OF FABRICATING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12391547
|
Filing Dt:
|
02/24/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
LENGTHENING LIFE OF A LIMITED LIFE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12391631
|
Filing Dt:
|
02/24/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
EDRAM INCLUDING METAL PLATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12391678
|
Filing Dt:
|
02/24/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
WRITING A SPECIAL SYMBOL TO A MEMORY TO INDICATE THE ABSENCE OF A DATA SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12391693
|
Filing Dt:
|
02/24/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
ITERATIVELY WRITING CONTENTS TO MEMORY LOCATIONS USING A STATISTICAL MODEL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12392032
|
Filing Dt:
|
02/24/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
MEMORY READING METHOD FOR RESISTANCE DRIFT MITIGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12392049
|
Filing Dt:
|
02/24/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
CODING TECHNIQUES FOR IMPROVING THE SENSE MARGIN IN CONTENT ADDRESSABLE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12393156
|
Filing Dt:
|
02/26/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
IMPLEMENTING ENHANCED ARRAY ACCESS TIME TRACKING WITH LOGIC BUILT IN SELF TEST OF DYNAMIC MEMORY AND RANDOM LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12393346
|
Filing Dt:
|
02/26/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
HEATPLATES FOR HEATSINK ATTACHMENT FOR SEMICONDUCTOR CHIPS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12393779
|
Filing Dt:
|
02/26/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
Logic Design Verification Techniques for Liveness Checking
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12394035
|
Filing Dt:
|
02/26/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
AUTOMATED CRITICAL AREA ALLOCATION IN A PHYSICAL SYNTHESIZED HIERARCHICAL DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12394560
|
Filing Dt:
|
02/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
LOGIC DESIGN VERIFICATION TECHNIQUES FOR LIVENESS CHECKING WITH RETIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12394804
|
Filing Dt:
|
02/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
ADVANCED MEMORY DEVICE HAVING REDUCED POWER AND IMPROVED PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12395784
|
Filing Dt:
|
03/02/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
SOFTWARE TABLE WALK DURING TEST VERIFICATION OF A SIMULATED DENSELY THREADED NETWORK ON A CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12396503
|
Filing Dt:
|
03/03/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
ASYMMETRIC COMPLEMENTARY DIPOLE ILLUMINATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12398535
|
Filing Dt:
|
03/05/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
SWARM INTELLIGENCE FOR ELECTRICAL DESIGN SPACE MODELING AND OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12399244
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
MICRO-FLUIDIC INJECTION MOLDED SOLDER (IMS)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12399346
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
TERNARY CONTENT ADDRESSABLE MEMORY USING PHASE CHANGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12399551
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR CONTROLLING A STORAGE DEVICE HAVING PER-ELEMENT SELECTABLE POWER SUPPLY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12399825
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
FAILURE DETECTION IN LIGHTING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12401730
|
Filing Dt:
|
03/11/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
SELF-TEST DESIGN METHODOLOGY AND TECHNIQUE FOR ROOT-GATED CLOCKING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12402680
|
Filing Dt:
|
03/12/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
PRECURSORS TO FLUOROALKANOL-CONTAINING OLEFIN MONOMERS, AND ASSOCIATED METHODS OF SYNTHESIS AND USE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12406439
|
Filing Dt:
|
03/18/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
HEURISTIC CLUSTERING OF CIRCUIT ELEMENTS IN A CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12406996
|
Filing Dt:
|
03/19/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
USING LAYOUT ENUMERATION TO FACILITATE INTEGRATED CIRCUIT DEVELOPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12407007
|
Filing Dt:
|
03/19/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
SELECTIVELY SELF-ASSEMBLING OXYGEN DIFFUSION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
12407011
|
Filing Dt:
|
03/19/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
REPLACEMENT GATE CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12407879
|
Filing Dt:
|
03/20/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
COMMUNICATIONS CHANNEL INTERPOSER, METHOD AND PROGRAM PRODUCT FOR VERIFYING INTEGRITY OF UNTRUSTED SUBSYSTEM RESPONSES TO A REQUEST
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
12408205
|
Filing Dt:
|
03/20/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
DESIGN STRUCTURE FOR HEAVY ION TOLERANT DEVICE, METHOD OF MANUFACTURING THE SAME AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12408401
|
Filing Dt:
|
03/20/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
DETERMINING COMPONENT FAILURE RATES USING ACCELERATED LIFE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12409738
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
SELF-FORMING TOP ANTI-REFLECTIVE COATING COMPOSITIONS AND, PHOTORESIST MIXTURES AND METHOD OF IMAGING USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12410095
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
IMPLEMENTING ENHANCED SOLDER JOINT ROBUSTNESS FOR SURFACE MOUNT TECHNOLOGY (SMT) PAD STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12410935
|
Filing Dt:
|
03/25/2009
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
VERTICAL SOI TRENCH SONOS CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12410968
|
Filing Dt:
|
03/25/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
AUTOMATED CONVERGENCE OF TERNARY SIMULATION BY SATURATION OF DEEP GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12411397
|
Filing Dt:
|
03/26/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
REFLECTION-TYPE PHASE SHIFTER HAVING REFLECTION LOADS IMPLEMENTED USING TRANSMISSION LINES AND PHASED-ARRAY RECEIVER/TRANSMITTER UTILIZING THE SAME
|
|