skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036779/0001   Pages: 985
Recorded: 10/05/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 14854
Page 83 of 149
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149
1
Patent #:
8232625
Issue Dt:
07/31/2012
Application #:
12411612
Filing Dt:
03/26/2009
Publication #:
US20100244187
Pub Dt:
09/30/2010
Title:
ESD NETWORK CIRCUIT WITH A THROUGH WAFER VIA STRUCTURE AND A METHOD OF MANUFACTURE
2
Patent #:
7989282
Issue Dt:
08/02/2011
Application #:
12411624
Filing Dt:
03/26/2009
Publication #:
US20100244179
Pub Dt:
09/30/2010
Title:
STRUCTURE AND METHOD FOR LATCHUP IMPROVEMENT USING THROUGH WAFER VIA LATCHUP GUARD RING
3
Patent #:
7759208
Issue Dt:
07/20/2010
Application #:
12412406
Filing Dt:
03/27/2009
Title:
LOW TEMPERATURE ION IMPLANTATION FOR IMPROVED SILICIDE CONTACTS
4
Patent #:
8053301
Issue Dt:
11/08/2011
Application #:
12413771
Filing Dt:
03/30/2009
Publication #:
US20100244198
Pub Dt:
09/30/2010
Title:
CMOS SIGE CHANNEL PFET AND SI CHANNEL NFET DEVICES WITH MINIMAL STI RECESS
5
Patent #:
7955928
Issue Dt:
06/07/2011
Application #:
12413836
Filing Dt:
03/30/2009
Publication #:
US20100244103
Pub Dt:
09/30/2010
Title:
STRUCTURE AND METHOD OF FABRICATING FINFET
6
Patent #:
NONE
Issue Dt:
Application #:
12414794
Filing Dt:
03/31/2009
Publication #:
US20100244206
Pub Dt:
09/30/2010
Title:
METHOD AND STRUCTURE FOR THRESHOLD VOLTAGE CONTROL AND DRIVE CURRENT IMPROVEMENT FOR HIGH-K METAL GATE TRANSISTORS
7
Patent #:
8645899
Issue Dt:
02/04/2014
Application #:
12415266
Filing Dt:
03/31/2009
Publication #:
US20100251198
Pub Dt:
09/30/2010
Title:
METHOD FOR EXTRACTING INFORMATION FOR A CIRCUIT DESIGN
8
Patent #:
8285414
Issue Dt:
10/09/2012
Application #:
12415348
Filing Dt:
03/31/2009
Publication #:
US20100249976
Pub Dt:
09/30/2010
Title:
METHOD AND SYSTEM FOR EVALUATING A MACHINE TOOL OPERATING CHARACTERISTICS
9
Patent #:
8088690
Issue Dt:
01/03/2012
Application #:
12415406
Filing Dt:
03/31/2009
Publication #:
US20100248479
Pub Dt:
09/30/2010
Title:
CMP METHOD
10
Patent #:
8347249
Issue Dt:
01/01/2013
Application #:
12416754
Filing Dt:
04/01/2009
Publication #:
US20100257498
Pub Dt:
10/07/2010
Title:
INCREMENTAL TIMING OPTIMIZATION AND PLACEMENT
11
Patent #:
NONE
Issue Dt:
Application #:
12416960
Filing Dt:
04/02/2009
Publication #:
US20100257499
Pub Dt:
10/07/2010
Title:
TECHNIQUES FOR FAST AREA-EFFICIENT INCREMENTAL PHYSICAL SYNTHESIS
12
Patent #:
NONE
Issue Dt:
Application #:
12417136
Filing Dt:
04/02/2009
Publication #:
US20100257503
Pub Dt:
10/07/2010
Title:
POST-ROUTING COUPLING FIXES FOR INTEGRATED CIRCUITS
13
Patent #:
8248097
Issue Dt:
08/21/2012
Application #:
12417454
Filing Dt:
04/02/2009
Publication #:
US20100253379
Pub Dt:
10/07/2010
Title:
METHOD AND APPARATUS FOR PROBING A WAFER
14
Patent #:
7816275
Issue Dt:
10/19/2010
Application #:
12417954
Filing Dt:
04/03/2009
Publication #:
US20100252810
Pub Dt:
10/07/2010
Title:
GATE PATTERNING OF NANO-CHANNEL DEVICES
15
Patent #:
7834781
Issue Dt:
11/16/2010
Application #:
12418896
Filing Dt:
04/06/2009
Publication #:
US20100253556
Pub Dt:
10/07/2010
Title:
METHOD OF CONSTRUCTING AN APPROXIMATED DYNAMIC HUFFMAN TABLE FOR USE IN DATA COMPRESSION
16
Patent #:
8214777
Issue Dt:
07/03/2012
Application #:
12419377
Filing Dt:
04/07/2009
Publication #:
US20100257492
Pub Dt:
10/07/2010
Title:
ON-CHIP LEAKAGE CURRENT MODELING AND MEASUREMENT CIRCUIT
17
Patent #:
9316916
Issue Dt:
04/19/2016
Application #:
12419403
Filing Dt:
04/07/2009
Publication #:
US20100255428
Pub Dt:
10/07/2010
Title:
METHOD TO MITIGATE RESIST PATTERN CRITICAL DIMENSION VARIATION IN A DOUBLE-EXPOSURE PROCESS
18
Patent #:
8053814
Issue Dt:
11/08/2011
Application #:
12420157
Filing Dt:
04/08/2009
Publication #:
US20100258900
Pub Dt:
10/14/2010
Title:
ON-CHIP EMBEDDED THERMAL ANTENNA FOR CHIP COOLING
19
Patent #:
8178430
Issue Dt:
05/15/2012
Application #:
12420258
Filing Dt:
04/08/2009
Publication #:
US20100261319
Pub Dt:
10/14/2010
Title:
N-TYPE CARRIER ENHANCEMENT IN SEMICONDUCTORS
20
Patent #:
8572443
Issue Dt:
10/29/2013
Application #:
12420589
Filing Dt:
04/08/2009
Publication #:
US20100262875
Pub Dt:
10/14/2010
Title:
SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR DETERMINING A RETENTION BEHAVIOR FOR AT LEAST ONE BLOCK OF A MEMORY DEVICE HAVING FINITE ENDURANCE AND/OR RETENTION
21
Patent #:
8316173
Issue Dt:
11/20/2012
Application #:
12420628
Filing Dt:
04/08/2009
Publication #:
US20100262795
Pub Dt:
10/14/2010
Title:
SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR ANALYZING MONITOR DATA INFORMATION FROM A PLURALITY OF MEMORY DEVICES HAVING FINITE ENDURANCE AND/OR RETENTION
22
Patent #:
8151230
Issue Dt:
04/03/2012
Application #:
12420879
Filing Dt:
04/09/2009
Publication #:
US20100262409
Pub Dt:
10/14/2010
Title:
BLENDED MODEL INTERPOLATION
23
Patent #:
8594989
Issue Dt:
11/26/2013
Application #:
12420910
Filing Dt:
04/09/2009
Publication #:
US20100262413
Pub Dt:
10/14/2010
Title:
COMPENSATING FOR VARIATIONS IN DEVICE CHARACTERISTICS IN INTEGRATED CIRCUIT SIMULATION
24
Patent #:
8214190
Issue Dt:
07/03/2012
Application #:
12422420
Filing Dt:
04/13/2009
Publication #:
US20100262414
Pub Dt:
10/14/2010
Title:
METHODOLOGY FOR CORRELATED MEMORY FAIL ESTIMATIONS
25
Patent #:
8212341
Issue Dt:
07/03/2012
Application #:
12422664
Filing Dt:
04/13/2009
Publication #:
US20090195464
Pub Dt:
08/06/2009
Title:
APPARATUS AND METHODS FOR PACKAGING INTEGRATED CIRCUIT CHIPS WITH ANTENNAS FORMED FROM PACKAGE LEAD WIRES
26
Patent #:
7825416
Issue Dt:
11/02/2010
Application #:
12423055
Filing Dt:
04/14/2009
Publication #:
US20090224349
Pub Dt:
09/10/2009
Title:
IMAGE SENSOR INCLUDING SPATIALLY DIFFERENT ACTIVE AND DARK PIXEL INTERCONNECT PATTERNS
27
Patent #:
7943457
Issue Dt:
05/17/2011
Application #:
12423236
Filing Dt:
04/14/2009
Publication #:
US20100258881
Pub Dt:
10/14/2010
Title:
DUAL METAL AND DUAL DIELECTRIC INTEGRATION FOR METAL HIGH-K FETS
28
Patent #:
8021945
Issue Dt:
09/20/2011
Application #:
12423242
Filing Dt:
04/14/2009
Publication #:
US20100258904
Pub Dt:
10/14/2010
Title:
BOTTLE-SHAPED TRENCH CAPACITOR WITH ENHANCED CAPACITANCE
29
Patent #:
8298917
Issue Dt:
10/30/2012
Application #:
12423254
Filing Dt:
04/14/2009
Publication #:
US20100261335
Pub Dt:
10/14/2010
Title:
PROCESS FOR WET SINGULATION USING A DICING SINGULATION STRUCTURE
30
Patent #:
7964481
Issue Dt:
06/21/2011
Application #:
12423516
Filing Dt:
04/14/2009
Publication #:
US20090236594
Pub Dt:
09/24/2009
Title:
METHOD FOR FABRICATING AN INORGANIC NANOCOMPOSITE
31
Patent #:
8130059
Issue Dt:
03/06/2012
Application #:
12423835
Filing Dt:
04/15/2009
Publication #:
US20100265007
Pub Dt:
10/21/2010
Title:
ON CHIP SLOW-WAVE STRUCTURE, METHOD OF MANUFACTURE AND DESIGN STRUCTURE
32
Patent #:
8084858
Issue Dt:
12/27/2011
Application #:
12424001
Filing Dt:
04/15/2009
Publication #:
US20100263913
Pub Dt:
10/21/2010
Title:
METAL WIRING STRUCTURES FOR UNIFORM CURRENT DENSITY IN C4 BALLS
33
Patent #:
8106728
Issue Dt:
01/31/2012
Application #:
12424110
Filing Dt:
04/15/2009
Publication #:
US20100265011
Pub Dt:
10/21/2010
Title:
CIRCUIT STRUCTURE AND DESIGN STRUCTURE FOR AN OPTIONALLY SWITCHABLE ON-CHIP SLOW WAVE TRANSMISSION LINE BAND-STOP FILTER AND A METHOD OF MANUFACTURE
34
Patent #:
7853105
Issue Dt:
12/14/2010
Application #:
12424833
Filing Dt:
04/16/2009
Publication #:
US20090202203
Pub Dt:
08/13/2009
Title:
COUPLING ELEMENT ALIGNMENT USING WAVEGUIDE FIDUCIALS
35
Patent #:
8219943
Issue Dt:
07/10/2012
Application #:
12425603
Filing Dt:
04/17/2009
Publication #:
US20090204930
Pub Dt:
08/13/2009
Title:
PHYSICAL DESIGN SYSTEM AND METHOD
36
Patent #:
7973715
Issue Dt:
07/05/2011
Application #:
12425689
Filing Dt:
04/17/2009
Publication #:
US20100265138
Pub Dt:
10/21/2010
Title:
DETERMINING A DIRECTION OF ARRIVAL OF SIGNALS INCIDENT TO A TRIPOLE SENSOR
37
Patent #:
7915180
Issue Dt:
03/29/2011
Application #:
12425843
Filing Dt:
04/17/2009
Publication #:
US20090203225
Pub Dt:
08/13/2009
Title:
SICOH FILM PREPARATION USING PRECURSORS WITH BUILT-IN POROGEN FUNCTIONALITY
38
Patent #:
7943460
Issue Dt:
05/17/2011
Application #:
12426457
Filing Dt:
04/20/2009
Publication #:
US20100264495
Pub Dt:
10/21/2010
Title:
HIGH-K METAL GATE CMOS
39
Patent #:
7829939
Issue Dt:
11/09/2010
Application #:
12426467
Filing Dt:
04/20/2009
Publication #:
US20100264469
Pub Dt:
10/21/2010
Title:
MOSFET INCLUDING EPITAXIAL HALO REGION
40
Patent #:
8176444
Issue Dt:
05/08/2012
Application #:
12426475
Filing Dt:
04/20/2009
Publication #:
US20100269079
Pub Dt:
10/21/2010
Title:
ANALYZING MULTIPLE INDUCED SYSTEMATIC AND STATISTICAL LAYOUT DEPENDENT EFFECTS ON CIRCUIT PERFORMANCE
41
Patent #:
8604898
Issue Dt:
12/10/2013
Application #:
12426561
Filing Dt:
04/20/2009
Publication #:
US20100263998
Pub Dt:
10/21/2010
Title:
VERTICAL INTEGRATED CIRCUIT SWITCHES, DESIGN STRUCTURE AND METHODS OF FABRICATING SAME
42
Patent #:
8843846
Issue Dt:
09/23/2014
Application #:
12426607
Filing Dt:
04/20/2009
Publication #:
US20100269061
Pub Dt:
10/21/2010
Title:
SYSTEM, METHOD AND GRAPHICAL USER INTERFACE FOR A SIMULATION BASED CALCULATOR
43
Patent #:
8110467
Issue Dt:
02/07/2012
Application #:
12427247
Filing Dt:
04/21/2009
Publication #:
US20100264497
Pub Dt:
10/21/2010
Title:
MULTIPLE VT FIELD-EFFECT TRANSISTOR DEVICES
44
Patent #:
7872889
Issue Dt:
01/18/2011
Application #:
12427484
Filing Dt:
04/21/2009
Publication #:
US20100265748
Pub Dt:
10/21/2010
Title:
HIGH DENSITY TERNARY CONTENT ADDRESSABLE MEMORY
45
Patent #:
8530970
Issue Dt:
09/10/2013
Application #:
12427775
Filing Dt:
04/22/2009
Publication #:
US20090288869
Pub Dt:
11/26/2009
Title:
CURVILINEAR WIRING STRUCTURE TO REDUCE AREAS OF HIGH FIELD DENSITY IN AN INTEGRATED CIRCUIT
46
Patent #:
8055943
Issue Dt:
11/08/2011
Application #:
12429374
Filing Dt:
04/24/2009
Publication #:
US20100275055
Pub Dt:
10/28/2010
Title:
SYNCHRONOUS AND ASYNCHRONOUS CONTINUOUS DATA PROTECTION
47
Patent #:
7989337
Issue Dt:
08/02/2011
Application #:
12430300
Filing Dt:
04/27/2009
Publication #:
US20100270682
Pub Dt:
10/28/2010
Title:
IMPLEMENTING VERTICAL AIRGAP STRUCTURES BETWEEN CHIP METAL LAYERS
48
Patent #:
8330489
Issue Dt:
12/11/2012
Application #:
12431259
Filing Dt:
04/28/2009
Publication #:
US20100271071
Pub Dt:
10/28/2010
Title:
UNIVERSAL INTER-LAYER INTERCONNECT FOR MULTI-LAYER SEMICONDUCTOR STACKS
49
Patent #:
7830019
Issue Dt:
11/09/2010
Application #:
12431289
Filing Dt:
04/28/2009
Publication #:
US20090200673
Pub Dt:
08/13/2009
Title:
VIA BOTTOM CONTACT AND METHOD OF MANUFACTURING SAME
50
Patent #:
7936060
Issue Dt:
05/03/2011
Application #:
12431827
Filing Dt:
04/29/2009
Publication #:
US20100276796
Pub Dt:
11/04/2010
Title:
REWORKABLE ELECTRONIC DEVICE ASSEMBLY AND METHOD
51
Patent #:
8413098
Issue Dt:
04/02/2013
Application #:
12431887
Filing Dt:
04/29/2009
Publication #:
US20100276809
Pub Dt:
11/04/2010
Title:
T-CONNECTIONS, METHODOLOGY FOR DESIGNING T-CONNECTIONS, AND COMPACT MODELING OF T-CONNECTIONS
52
Patent #:
8035409
Issue Dt:
10/11/2011
Application #:
12432082
Filing Dt:
04/29/2009
Publication #:
US20100277197
Pub Dt:
11/04/2010
Title:
SYSTEM AND METHOD IMPLEMENTING SHORT-PULSE PROPAGATION TECHNIQUE ON PRODUCTION-LEVEL BOARDS WITH INCREMENTAL ACCURACY AND PRODUCTIVITY LEVELS
53
Patent #:
8263492
Issue Dt:
09/11/2012
Application #:
12432243
Filing Dt:
04/29/2009
Publication #:
US20100276786
Pub Dt:
11/04/2010
Title:
THROUGH SUBSTRATE VIAS
54
Patent #:
8129216
Issue Dt:
03/06/2012
Application #:
12432293
Filing Dt:
04/29/2009
Publication #:
US20100279454
Pub Dt:
11/04/2010
Title:
METHOD OF MANUFACTURING SOLAR CELL WITH DOPING PATTERNS AND CONTACTS
55
Patent #:
8106455
Issue Dt:
01/31/2012
Application #:
12432927
Filing Dt:
04/30/2009
Publication #:
US20100276753
Pub Dt:
11/04/2010
Title:
THRESHOLD VOLTAGE ADJUSTMENT THROUGH GATE DIELECTRIC STACK MODIFICATION
56
Patent #:
8331168
Issue Dt:
12/11/2012
Application #:
12433157
Filing Dt:
04/30/2009
Publication #:
US20100277989
Pub Dt:
11/04/2010
Title:
INCREASED CAPACITY HETEROGENEOUS STORAGE ELEMENTS
57
Patent #:
8255613
Issue Dt:
08/28/2012
Application #:
12433220
Filing Dt:
04/30/2009
Publication #:
US20100281202
Pub Dt:
11/04/2010
Title:
WEAR-LEVELING AND BAD BLOCK MANAGEMENT OF LIMITED LIFETIME MEMORY DEVICES
58
Patent #:
8341501
Issue Dt:
12/25/2012
Application #:
12433669
Filing Dt:
04/30/2009
Publication #:
US20100281340
Pub Dt:
11/04/2010
Title:
ADAPTIVE ENDURANCE CODING OF NON-VOLATILE MEMORIES
59
Patent #:
8080838
Issue Dt:
12/20/2011
Application #:
12434233
Filing Dt:
05/01/2009
Publication #:
US20090212366
Pub Dt:
08/27/2009
Title:
CONTACT SCHEME FOR FINFET STRUCTURES WITH MULTIPLE FINS
60
Patent #:
8026200
Issue Dt:
09/27/2011
Application #:
12434321
Filing Dt:
05/01/2009
Publication #:
US20090281016
Pub Dt:
11/12/2009
Title:
LOW PH MIXTURES FOR THE REMOVAL OF HIGH DENSITY IMPLANTED RESIST
61
Patent #:
8120138
Issue Dt:
02/21/2012
Application #:
12436189
Filing Dt:
05/06/2009
Publication #:
US20090212388
Pub Dt:
08/27/2009
Title:
HIGH-Z STRUCTURE AND METHOD FOR CO-ALIGNMENT OF MIXED OPTICAL AND ELECTRON BEAM LITHOGRAPHIC FABRICATION LEVELS
62
Patent #:
NONE
Issue Dt:
Application #:
12436236
Filing Dt:
05/06/2009
Publication #:
US20100287515
Pub Dt:
11/11/2010
Title:
INTERACTIVE CHECKER IN A LAYOUT EDITOR
63
Patent #:
NONE
Issue Dt:
Application #:
12436249
Filing Dt:
05/06/2009
Publication #:
US20100221867
Pub Dt:
09/02/2010
Title:
LOW COST SOI SUBSTRATES FOR MONOLITHIC SOLAR CELLS
64
Patent #:
8188528
Issue Dt:
05/29/2012
Application #:
12437242
Filing Dt:
05/07/2009
Publication #:
US20100283093
Pub Dt:
11/11/2010
Title:
STRUCTURE AND METHOD TO FORM EDRAM ON SOI SUBSTRATE
65
Patent #:
8119206
Issue Dt:
02/21/2012
Application #:
12437263
Filing Dt:
05/07/2009
Publication #:
US20090214780
Pub Dt:
08/27/2009
Title:
NEGATIVE COEFFICIENT OF THERMAL EXPANSION PARTICLES
66
Patent #:
7816197
Issue Dt:
10/19/2010
Application #:
12437575
Filing Dt:
05/08/2009
Publication #:
US20090213522
Pub Dt:
08/27/2009
Title:
ON-CHIP ADJUSTMENT OF MIMCAP AND VNCAP CAPACITORS
67
Patent #:
NONE
Issue Dt:
Application #:
12462980
Filing Dt:
08/11/2009
Publication #:
US20090302454
Pub Dt:
12/10/2009
Title:
Technology for fabrication of packaging interface substrate wafers with fully metallized vias through the substrate wafer
68
Patent #:
8176462
Issue Dt:
05/08/2012
Application #:
12464025
Filing Dt:
05/11/2009
Publication #:
US20100287432
Pub Dt:
11/11/2010
Title:
METHOD AND APPARATUS FOR GENERATING TEST PATTERNS FOR USE IN AT-SPEED TESTING
69
Patent #:
8034699
Issue Dt:
10/11/2011
Application #:
12464206
Filing Dt:
05/12/2009
Publication #:
US20100289082
Pub Dt:
11/18/2010
Title:
ISOLATION WITH OFFSET DEEP WELL IMPLANTS
70
Patent #:
8129609
Issue Dt:
03/06/2012
Application #:
12465419
Filing Dt:
05/13/2009
Publication #:
US20090217961
Pub Dt:
09/03/2009
Title:
INTEGRATED THERMOELECTRIC COOLING DEVICES AND METHODS FOR FABRICATING SAME
71
Patent #:
7883948
Issue Dt:
02/08/2011
Application #:
12465817
Filing Dt:
05/14/2009
Publication #:
US20090236640
Pub Dt:
09/24/2009
Title:
METHOD AND STRUCTURE FOR REDUCING INDUCED MECHANICAL STRESSES
72
Patent #:
7939395
Issue Dt:
05/10/2011
Application #:
12465857
Filing Dt:
05/14/2009
Publication #:
US20100289079
Pub Dt:
11/18/2010
Title:
HIGH-VOLTAGE SOI MOS DEVICE STRUCTURE AND METHOD OF FABRICATION
73
Patent #:
8418093
Issue Dt:
04/09/2013
Application #:
12467097
Filing Dt:
05/15/2009
Publication #:
US20100293513
Pub Dt:
11/18/2010
Title:
METHOD AND SYSTEM FOR DESIGN SIMPLIFICATION THROUGH IMPLICATION-BASED ANALYSIS
74
Patent #:
7972966
Issue Dt:
07/05/2011
Application #:
12468297
Filing Dt:
05/19/2009
Publication #:
US20100297848
Pub Dt:
11/25/2010
Title:
ETCHING OF TUNGSTEN SELECTIVE TO TITANIUM NITRIDE
75
Patent #:
8398868
Issue Dt:
03/19/2013
Application #:
12468391
Filing Dt:
05/19/2009
Publication #:
US20100294740
Pub Dt:
11/25/2010
Title:
Directed self-assembly of block copolymers using segmented prepatterns
76
Patent #:
8242600
Issue Dt:
08/14/2012
Application #:
12468478
Filing Dt:
05/19/2009
Publication #:
US20100295181
Pub Dt:
11/25/2010
Title:
REDUNDANT METAL BARRIER STRUCTURE FOR INTERCONNECT APPLICATIONS
77
Patent #:
8080456
Issue Dt:
12/20/2011
Application #:
12469304
Filing Dt:
05/20/2009
Publication #:
US20100295020
Pub Dt:
11/25/2010
Title:
ROBUST TOP-DOWN SILICON NANOWIRE STRUCTURE USING A CONFORMAL NITRIDE
78
Patent #:
8003455
Issue Dt:
08/23/2011
Application #:
12469710
Filing Dt:
05/21/2009
Publication #:
US20100297837
Pub Dt:
11/25/2010
Title:
IMPLANTATION USING A HARDMASK
79
Patent #:
NONE
Issue Dt:
Application #:
12469980
Filing Dt:
05/21/2009
Publication #:
US20090224286
Pub Dt:
09/10/2009
Title:
MOBILITY ENHANCEMENT IN SiGe HETEROJUNCTION BIPOLAR TRANSISTORS
80
Patent #:
7951657
Issue Dt:
05/31/2011
Application #:
12470001
Filing Dt:
05/21/2009
Publication #:
US20100295127
Pub Dt:
11/25/2010
Title:
METHOD OF FORMING A PLANAR FIELD EFFECT TRANSISTOR WITH EMBEDDED AND FACETED SOURCE/DRAIN STRESSORS ON A SILICON-ON-INSULATOR (SOI) WAFER, A PLANAR FIELD EFFECT TRANSISTOR STRUCTURE AND A DESIGN STRUCTURE FOR THE PLANAR FIELD EFFECT TRANSISTOR
81
Patent #:
8084308
Issue Dt:
12/27/2011
Application #:
12470128
Filing Dt:
05/21/2009
Publication #:
US20100295021
Pub Dt:
11/25/2010
Title:
SINGLE GATE INVERTER NANOWIRE MESH
82
Patent #:
8422273
Issue Dt:
04/16/2013
Application #:
12470159
Filing Dt:
05/21/2009
Publication #:
US20100295022
Pub Dt:
11/25/2010
Title:
NANOWIRE MESH FET WITH MULTIPLE THRESHOLD VOLTAGES
83
Patent #:
8171348
Issue Dt:
05/01/2012
Application #:
12470693
Filing Dt:
05/22/2009
Publication #:
US20100299554
Pub Dt:
11/25/2010
Title:
DATA CONSISTENCY IN LONG-RUNNING PROCESSES
84
Patent #:
8114306
Issue Dt:
02/14/2012
Application #:
12470760
Filing Dt:
05/22/2009
Publication #:
US20100297847
Pub Dt:
11/25/2010
Title:
METHOD OF FORMING SUB-LITHOGRAPHIC FEATURES USING DIRECTED SELF-ASSEMBLY OF POLYMERS
85
Patent #:
8236610
Issue Dt:
08/07/2012
Application #:
12471656
Filing Dt:
05/26/2009
Publication #:
US20100301475
Pub Dt:
12/02/2010
Title:
FORMING SEMICONDUCTOR CHIP CONNECTIONS
86
Patent #:
8053809
Issue Dt:
11/08/2011
Application #:
12471872
Filing Dt:
05/26/2009
Publication #:
US20100301417
Pub Dt:
12/02/2010
Title:
DEVICE INCLUDING HIGH-K METAL GATE FINFET AND RESISTIVE STRUCTURE AND METHOD OF FORMING THEREOF
87
Patent #:
8000935
Issue Dt:
08/16/2011
Application #:
12472704
Filing Dt:
05/27/2009
Publication #:
US20090234617
Pub Dt:
09/17/2009
Title:
DIAGNOSTIC METHOD FOR ROOT-CAUSE ANALYSIS OF FET PERFORMANCE VARIATION
88
Patent #:
NONE
Issue Dt:
Application #:
12472943
Filing Dt:
05/27/2009
Publication #:
US20090233079
Pub Dt:
09/17/2009
Title:
Techniques for Layer Transfer Processing
89
Patent #:
7902608
Issue Dt:
03/08/2011
Application #:
12473324
Filing Dt:
05/28/2009
Publication #:
US20100301419
Pub Dt:
12/02/2010
Title:
INTEGRATED CIRCUIT DEVICE WITH DEEP TRENCH ISOLATION REGIONS FOR ALL INTER-WELL AND INTRA-WELL ISOLATION AND WITH A SHARED CONTACT TO A JUNCTION BETWEEN ADJACENT DEVICE DIFFUSION REGIONS AND AN UNDERLYING FLOATING WELL SECTION
90
Patent #:
9165917
Issue Dt:
10/20/2015
Application #:
12473409
Filing Dt:
05/28/2009
Publication #:
US20100301446
Pub Dt:
12/02/2010
Title:
IN-LINE STACKING OF TRANSISTORS FOR SOFT ERROR RATE HARDENING
91
Patent #:
8102033
Issue Dt:
01/24/2012
Application #:
12473435
Filing Dt:
05/28/2009
Publication #:
US20100301463
Pub Dt:
12/02/2010
Title:
REDUCED SOFT ERROR RATE THROUGH METAL FILL AND PLACEMENT
92
Patent #:
8492823
Issue Dt:
07/23/2013
Application #:
12473627
Filing Dt:
05/28/2009
Publication #:
US20090239350
Pub Dt:
09/24/2009
Title:
HIGH PERFORMANCE TAPERED VARACTOR
93
Patent #:
8201118
Issue Dt:
06/12/2012
Application #:
12475494
Filing Dt:
05/30/2009
Publication #:
US20110016441
Pub Dt:
01/20/2011
Title:
METHOD AND SYSTEM FOR DYNAMIC AUTOMATED HINT GENERATION FOR ENHANCED REACHABILITY ANALYSIS
94
Patent #:
8110853
Issue Dt:
02/07/2012
Application #:
12475661
Filing Dt:
06/01/2009
Publication #:
US20090236662
Pub Dt:
09/24/2009
Title:
GUARD RING STRUCTURES FOR HIGH VOLTAGE CMOS/LOW VOLTAGE CMOS TECHNOLOGY USING LDMOS (LATERAL DOUBLE-DIFFUSED METAL OXIDE SEMICONDUCTOR) DEVICE FABRICATION
95
Patent #:
7944375
Issue Dt:
05/17/2011
Application #:
12476297
Filing Dt:
06/02/2009
Publication #:
US20100302077
Pub Dt:
12/02/2010
Title:
WEAR REDUCTION METHODS BY USING COMPRESSION/DECOMPRESSION TECHNIQUES WITH FAST RANDOM ACCESS
96
Patent #:
8895352
Issue Dt:
11/25/2014
Application #:
12476676
Filing Dt:
06/02/2009
Publication #:
US20100301336
Pub Dt:
12/02/2010
Title:
METHOD TO IMPROVE NUCLEATION OF MATERIALS ON GRAPHENE AND CARBON NANOTUBES
97
Patent #:
8365118
Issue Dt:
01/29/2013
Application #:
12477361
Filing Dt:
06/03/2009
Publication #:
US20100313070
Pub Dt:
12/09/2010
Title:
BROKEN-SPHERES METHODOLOGY FOR IMPROVED FAILURE PROBABILITY ANALYSIS IN MULTI-FAIL REGIONS
98
Patent #:
7951708
Issue Dt:
05/31/2011
Application #:
12477389
Filing Dt:
06/03/2009
Publication #:
US20100311236
Pub Dt:
12/09/2010
Title:
COPPER INTERCONNECT STRUCTURE WITH AMORPHOUS TANTALUM IRIDIUM DIFFUSION BARRIER
99
Patent #:
8680629
Issue Dt:
03/25/2014
Application #:
12477536
Filing Dt:
06/03/2009
Publication #:
US20100308412
Pub Dt:
12/09/2010
Title:
CONTROL OF FLATBAND VOLTAGES AND THRESHOLD VOLTAGES IN HIGH-K METAL GATE STACKS AND STRUCTURES FOR CMOS DEVICES
100
Patent #:
7928812
Issue Dt:
04/19/2011
Application #:
12477945
Filing Dt:
06/04/2009
Publication #:
US20100308922
Pub Dt:
12/09/2010
Title:
AUTOMATED TUNING IN WIDE RANGE MULTI-BAND VCO WITH INTERNAL RESET CONCEPT
Assignors
1
GLOBALFOUNDRIES U.S. 2 LLC
Exec Dt:
09/10/2015
2
GLOBALFOUNDRIES U.S. INC.
Exec Dt:
09/10/2015
Assignee
1
GLOBALFOUNDRIES INC.
PO BOX 309
UGLAND HOUSE
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/09/2024 12:47 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT