Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 036905/0505 | |
| Pages: | 3 |
| | Recorded: | 10/28/2015 | | |
| Attorney Dkt #: | 12389.0124 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14849047
|
Filing Dt:
|
09/09/2015
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
|
Title:
|
NONVOLATILE MEMORY INTEGRATED CIRCUIT WITH BUILT-IN REDUNDANCY
|
|
|
Assignee
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME, MINATO-KU |
| TOKYO, JAPAN 105-8001 |
|
|
Correspondence name and address
|
| |
FINNEGAN, HENDERSON, ET AL.
|
| |
901 NEW YORK AVENUE
|
| |
WASHINGTON, DC 20001
|
Search Results as of:
05/06/2024 12:13 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
