Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 037061/0744 | |
| Pages: | 4 |
| | Recorded: | 11/17/2015 | | |
Attorney Dkt #: | M3401.109.101 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14943541
|
Filing Dt:
|
11/17/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
ERASING MEMORY SEGMENTS IN A MEMORY BLOCK OF MEMORY CELLS USING SELECT GATE CONTROL LINE VOLTAGES
|
|
Assignee
|
|
|
8000 SOUTH FEDERAL WAY |
MS 525 |
BOISE, IDAHO 83716 |
|
Correspondence name and address
|
|
DICKE, BILLIG & CZAJA
|
|
FIFTH STREET TOWERS
|
|
100 SOUTH FIFTH STREET, SUITE 2250
|
|
MINNEAPOLIS, MN 55402
|
Search Results as of:
05/22/2024 08:57 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|