Total properties:
57
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08618161
|
Filing Dt:
|
03/19/1996
|
Title:
|
ETCHING HIGH ASPECT CONTACT HOLES IN SOLID STATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08642983
|
Filing Dt:
|
05/06/1996
|
Title:
|
CRACK STOP FORMATION FOR HIGH-PRODUCTIVITY PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08777156
|
Filing Dt:
|
12/26/1996
|
Title:
|
PAD STACK WITH A POLY SI ETCH STOP FOR TEOS MASK REMOVAL WITH RIE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08823668
|
Filing Dt:
|
03/24/1997
|
Title:
|
CRACK STOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09007911
|
Filing Dt:
|
01/15/1998
|
Title:
|
DUMMY PATTERNS FOR ALUMINUM CHEMICAL POLISHING (CMP)
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09037289
|
Filing Dt:
|
03/09/1998
|
Title:
|
REDUCED VOLTAGE INPUT/REDUCED VOLTAGE OUTPUT TRI-STATE BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
09052688
|
Filing Dt:
|
03/31/1998
|
Title:
|
DEVICE INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09061538
|
Filing Dt:
|
04/16/1998
|
Title:
|
CRACK STOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09061565
|
Filing Dt:
|
04/16/1998
|
Title:
|
REMOVAL OF POST-RIE POLYMER ON A1/CU METAL LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09078517
|
Filing Dt:
|
05/15/1998
|
Title:
|
GEOMETRICAL CONTROL OF DEVICE CORNER THRESHOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09105647
|
Filing Dt:
|
06/26/1998
|
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A CONDUCTIVE FUSE AND PROCESS FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09120190
|
Filing Dt:
|
07/22/1998
|
Title:
|
GEOMETRICAL CONTROL OF DEVICE CORNER THRESHOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09130324
|
Filing Dt:
|
08/06/1998
|
Title:
|
A METHOD OF MANUFACTURING SEMICONDUCTOR STRUCTURES INCLUDING A PAIR OF MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09140573
|
Filing Dt:
|
08/26/1998
|
Title:
|
ELECTRICAL FUSES WITH TIGHT PITCHES AND METHOD OF FABRICATION IN SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
09204706
|
Filing Dt:
|
12/03/1998
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
REMOVAL OF POST-RIE POLYMER ON A1/CU METAL LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09218561
|
Filing Dt:
|
12/22/1998
|
Title:
|
A REPAIRABLE SEMICONDUCTOR MEMORY CIRCUIT HAVING PARALLEL REDUNDANCY REPLACEMENT WHEREIN REDUNDANCY ELEMENTS REPLACE FAILED ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09218882
|
Filing Dt:
|
12/22/1998
|
Title:
|
CRACK STOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09225664
|
Filing Dt:
|
01/05/1999
|
Title:
|
DRIVER CIRCUIT WITH NEGATIVE LOWER POWER RAIL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09241741
|
Filing Dt:
|
12/22/1998
|
Title:
|
CRACK STOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09257304
|
Filing Dt:
|
02/25/1999
|
Title:
|
DYNAMIC LOGIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09265252
|
Filing Dt:
|
03/09/1999
|
Title:
|
CURRENT SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09265253
|
Filing Dt:
|
03/09/1999
|
Title:
|
CAPACITIVE COUPLED DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09333539
|
Filing Dt:
|
06/15/1999
|
Title:
|
HIERARCHICAL PREFETCH FOR SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09377588
|
Filing Dt:
|
08/19/1999
|
Title:
|
SYNCHRONIZED DATA CAPTURING CIRCUITS USING REDUCED VOLTAGE LEVELS AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09408248
|
Filing Dt:
|
09/29/1999
|
Title:
|
SEMICONDUCTOR STRUCTURES AND MANUFACTURING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09425329
|
Filing Dt:
|
10/22/1999
|
Title:
|
PREFETCH ARCHITECTURES FOR DATA AND TIME SIGNALS IN AN INTEGRATED CIRCUIT AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09442890
|
Filing Dt:
|
11/18/1999
|
Title:
|
OPTIMIZED DECOUPLING CAPACITOR USING LITHOGRAPHIC DUMMY FILLER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09458878
|
Filing Dt:
|
12/10/1999
|
Title:
|
HIGH PERFORMANCE CMOS WORD-LINE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09519104
|
Filing Dt:
|
03/06/2000
|
Title:
|
Receiver with switched current feedback for controlled hysteresis
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09536185
|
Filing Dt:
|
03/24/2000
|
Title:
|
Cbr refresh control for the redundancy array
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09562220
|
Filing Dt:
|
04/28/2000
|
Title:
|
Optimized decoupling capacitor using lithographic dummy filler
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09596097
|
Filing Dt:
|
06/16/2000
|
Title:
|
Orientation independent oxidation of silicon
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09597121
|
Filing Dt:
|
06/20/2000
|
Title:
|
POWER CONTROLLED INPUT RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09597401
|
Filing Dt:
|
06/21/2000
|
Title:
|
DESIGN LAYOUT FOR A DENSE MEMORY CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09597442
|
Filing Dt:
|
06/20/2000
|
Title:
|
SEMICONDUCTOR STRUCTURES AND MANUFACTURING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09662424
|
Filing Dt:
|
09/14/2000
|
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF FABRICATION INCLUDING FORMING ALUMINUM COLUMNS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09676864
|
Filing Dt:
|
09/29/2000
|
Title:
|
BUFFERS WITH REDUCED VOLTAGE INPUT/OUTPUT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09717970
|
Filing Dt:
|
11/21/2000
|
Title:
|
METHOD FOR ELIMINATING CRACK DAMAGE INDUCED BY DELAMINATING GATE CONDUCTOR INTERFACES IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09772377
|
Filing Dt:
|
01/30/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
MULTI-LEVEL FUSE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09928209
|
Filing Dt:
|
08/10/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
METHOD FOR LOW TEMPERATURE CHEMICAL VAPOR DEPOSITION OF LOW-K FILMS USING SELECTED CYCLOSILOXANE AND OZONE GASES FOR SEMICONDUCTOR APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09964208
|
Filing Dt:
|
09/26/2001
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
UNIT-ARCHITECTURE WITH IMPLEMENTED LIMITED BANK-COLUMN-SELECT REPAIRABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09965919
|
Filing Dt:
|
09/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
GATE PROCESSING METHOD WITH REDUCED GATE OXIDE CORNER AND EDGE THINNING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09994340
|
Filing Dt:
|
11/26/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
PROCESS FOR FORMING A DAMASCENE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
10034626
|
Filing Dt:
|
12/27/2001
|
Title:
|
TWISTED BIT-LINE COMPENSATION FOR DRAM HAVING REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
10075152
|
Filing Dt:
|
02/14/2002
|
Title:
|
RTCVD PROCESS AND REACTOR FOR IMPROVED CONFORMALITY AND STEP-COVERAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10114195
|
Filing Dt:
|
04/02/2002
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
REPEATER WITH REDUCED POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10206875
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD TO ENHANCE EPI-REGROWTH IN AMORPHOUS POLY CB CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10338517
|
Filing Dt:
|
01/08/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
REDUCED HOT CARRIER INDUCED PARASITIC SIDEWALL DEVICE ACTIVATION IN ISOLATED BURIED CHANNEL DEVICES BY CONDUCTIVE BURIED CHANNEL DEPTH OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10408339
|
Filing Dt:
|
04/07/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
ADHESION LAYER FOR PT ON SIO2
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10447018
|
Filing Dt:
|
05/28/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHODS AND APPARATUS FOR PROVIDING AN ANTIFUSE FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10605604
|
Filing Dt:
|
10/13/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
METHOD FOR IMPROVED ALIGNMENT OF MAGNETIC TUNNEL JUNCTION ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11601304
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL HAVING A SIDEWALL CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11668992
|
Filing Dt:
|
01/30/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL DESIGN WITH ADJUSTED SEAM LOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11843044
|
Filing Dt:
|
08/22/2007
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING SILICIDE REGION TO INHIBIT PARASITIC CURRENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12198383
|
Filing Dt:
|
08/26/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
CONCENTRIC PHASE CHANGE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13364727
|
Filing Dt:
|
02/02/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
CONCENTRIC PHASE CHANGE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13364727
|
Filing Dt:
|
02/02/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
CONCENTRIC PHASE CHANGE MEMORY ELEMENT
|
|