Total properties:
212
Page
1
of
3
Pages:
1 2 3
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
09956300
|
Filing Dt:
|
09/19/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
CPU POWERDOWN METHOD AND APPARATUS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
10075218
|
Filing Dt:
|
02/14/2002
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A FUSE AND METHOD OF FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
10292779
|
Filing Dt:
|
11/12/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
TONE DETECTOR AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10508771
|
Filing Dt:
|
06/09/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
SELF-ROUTING, STAR-COUPLER-BASED COMMUNICATION NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
10531757
|
Filing Dt:
|
04/14/2005
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
Title:
|
TRANSMITTER FOR A CONTROLLED-SHAPE SWITCHED SIGNAL ON A COMMUNICATION LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10865267
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING SECURITY IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10939535
|
Filing Dt:
|
09/13/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTING SOFTWARE BREAKPOINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
10961295
|
Filing Dt:
|
10/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
VIRTUAL GROUND MEMORY ARRAY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
10991811
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
CALIBRATION DEVICE FOR A PHASED LOCKED LOOP SYNTHESISER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11036132
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
DUAL STAGE AUTOMATIC GAIN CONTROL IN AN ULTRA WIDEBAND RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11036133
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHOD FOR POLLING IN A MEDIUM ACCESS CONTROL PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11036818
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR FLICKER DETECTION IN DIGITAL IMAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11060833
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
PROCESSES FOR TESTING A REGION FOR AN ANALYTE AND A PROCESS FOR FORMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11065403
|
Filing Dt:
|
02/24/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR DYNAMIC DETERMINATION OF FRAMES REQUIRED TO BUILD A COMPLETE PICTURE IN AN MPEG VIDEO STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11094593
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
SYSTEM FOR INTEGRATED DATA INTEGRITY VERIFICATION AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11118587
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHOD AND SYSTEM OF MEMORY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11118593
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHOD AND SYSTEM OF MEMORY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11128267
|
Filing Dt:
|
05/13/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHOD OF TRANSMITTING AND RECEIVING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11158021
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
AREA DIODE FORMATION IN SOI APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11169951
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
ANTIFUSE ELEMENT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11169962
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
TUNABLE ANTIFUSE ELEMENT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11172569
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SINGLE TRANSISTOR MEMORY CELL WITH REDUCED RECOMBINATION RATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11192968
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
DIFFUSION BARRIER FOR NICKEL SILICIDES IN A SEMICONDUCTOR FABRICATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11193675
|
Filing Dt:
|
07/28/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHOD OF FORMING DOUBLE GATE TRANSISTORS HAVING VARYING GATE DIELECTRIC THICKNESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11199737
|
Filing Dt:
|
08/09/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
CONFIGURABLE MULTI-MODE MODULATION SYSTEM AND TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11209869
|
Filing Dt:
|
08/23/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
MODIFIED HYBRID ORIENTATION TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11221375
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
GROOVED PLATEN WITH CHANNELS OR PATHWAY TO AMBIENT AIR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11221376
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PLATEN ENDPOINT WINDOW WITH PRESSURE RELIEF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11222543
|
Filing Dt:
|
09/09/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
BINARY STREAM SWITCHING CONTROLLED MODULUS DIVIDER FOR FRACTIONAL FREQUENCY SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11238990
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
PSEUDORANDOM NOISE LOCK DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11240332
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
SYSTEM AND METHOD OF AUDIO DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11258777
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHODS OF GENERATING PLANAR DOUBLE GATE TRANSISTOR SHAPES AND DATA PROCESSING SYSTEM READABLE MEDIA TO PERFORM THE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11267975
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
FINE PITCH INTERCONNECT AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11290367
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
FREQUENCY ERROR ESTIMATION AND CORRECTION IN A SAIC LINEAR EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11304312
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
LEVEL SHIFTER AND METHODS FOR USE THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11326524
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
THIN-FILM CAPACITOR WITH A FIELD MODIFICATION LAYER AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11337036
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
DUAL METAL SILICIDE SCHEME USING A DUAL SPACER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11342155
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
SPLIT GATE MEMORY CELL IN A FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11348021
|
Filing Dt:
|
02/06/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
RECESSED POLY EXTENSION T-GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11361171
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
SEMICONDUCTOR PROCESS INTEGRATING SOURCE/DRAIN STRESSORS AND INTERLEVEL DIELECTRIC LAYER STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11368720
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
COMPOSITE INTEGRATED DEVICE AND METHODS FOR FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11370283
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
CHARGE STORAGE STRUCTURE FORMATION IN TRANSISTOR WITH VERTICAL CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11376412
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11383659
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR FORMING AN ELECTRICAL CONNECTION TO A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11390796
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11395781
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
MESSAGE BUFFER FOR A RECEIVER APPARATUS ON A COMMUNICATIONS BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11400458
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
ADJUSTABLE NOISE SUPPRESSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11400945
|
Filing Dt:
|
04/10/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A SEED LAYER AND A SEMICONDUCTOR LAYER SELECTIVELY FORMED OVER THE SEED LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11406585
|
Filing Dt:
|
04/19/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11408347
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
STRESSOR INTEGRATION AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11433298
|
Filing Dt:
|
05/12/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
PROCESS OF FORMING ELECTRONIC DEVICE INCLUDING A DENSIFIED NITRIDE LAYER ADJACENT TO AN OPENING WITHIN A SEMICONDUCTOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11443628
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
TRENCH LINER FOR DSO INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11443971
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
TRANSLATIONAL PHASE LOCKED LOOP USING A QUANTIZED INTERPOLATED EDGE TIMED SYNTHESIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11446612
|
Filing Dt:
|
06/05/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND SYSTEM AND METHOD OF CRYSTAL SHARING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11457668
|
Filing Dt:
|
07/14/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
DATA LATCH WITH MINIMAL SETUP TIME AND LAUNCH DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11459170
|
Filing Dt:
|
07/21/2006
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
MEMORY PIPELINING IN AN INTEGRATED CIRCUIT MEMORY DEVICE USING SHARED WORDLINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11465395
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
SEMICONDUCTOR OPTICAL DEVICES HAVING FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11468458
|
Filing Dt:
|
08/30/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
MINIMUM MEMORY OPERATING VOLTAGE TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11469158
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD OF FORMING CRACK ARREST FEATURES IN EMBEDDED DEVICE BUILD-UP PACKAGE AND PACKAGE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11469163
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
METHOD OF MAKING SELF-ALIGNED SPLIT GATE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11494798
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
CIRCUIT FOR USE WITH MULTIFUNCTION HANDHELD DEVICE WITH VIDEO FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11502679
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
INTERCONNECT FOR IMPROVED DIE TO SUBSTRATE ELECTRICAL COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11524655
|
Filing Dt:
|
09/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR SIMULATING DISTRIBUTED EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11526971
|
Filing Dt:
|
09/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
CAPACITOR ASSEMBLY WITH SHIELDED CONNECTIONS AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11530053
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
NANOCRYSTAL NON-VOLATILE MEMORY CELL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11534715
|
Filing Dt:
|
09/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
CIRCUIT FOR STORING INFORMATION IN AN INTEGRATED CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11536085
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
DATA PROCESSING SYSTEM HAVING CACHE MEMORY DEBUGGING SUPPORT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11536136
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
SELF-TIMED MEMORY HAVING COMMON TIMING CONTROL CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11536190
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
SOURCE SIDE INJECTION STORAGE DEVICE WITH SPACER GATES AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11540614
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING AN INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11553022
|
Filing Dt:
|
10/26/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
STORAGE DEVICE HAVING LOW POWER MODE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11554920
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
ARRAY QUAD FLAT NO-LEAD PACKAGE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11562161
|
Filing Dt:
|
11/21/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD OF MAKING A CONTACT ON A BACKSIDE OF A DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11586807
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
INTEGRATED MATCHING NETWORK AND METHOD FOR MANUFACTURING INTEGRATED MATCHING NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11619861
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
FORMING A SEMICONDUCTOR DEVICE HAVING A METAL ELECTRODE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11672279
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
CIRCUIT FOR USE IN A MULTIPLE BLOCK MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11676114
|
Filing Dt:
|
02/16/2007
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
MULTI-LAYER SOURCE/DRAIN STRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11678330
|
Filing Dt:
|
02/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
RF POWER TRANSISTOR DEVICE WITH METAL ELECTROMIGRATION DESIGN AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11718396
|
Filing Dt:
|
05/02/2007
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
FLIP CHIP AND WIRE BOND SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11728812
|
Filing Dt:
|
03/26/2007
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
PROGRAMMABLE SAMPLE RATE ANALOG TO DIGITAL CONVERTER AND METHOD FOR USE THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11733079
|
Filing Dt:
|
04/09/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING CURRENT IN A DEVICE DURING TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11737492
|
Filing Dt:
|
04/19/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE WITH A STRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11738192
|
Filing Dt:
|
04/20/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
METHOD FOR SELECTIVE REMOVAL OF A LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11747414
|
Filing Dt:
|
05/11/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
BOOTSTRAP CLAMPING CIRCUIT FOR DC/DC REGULATORS AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11756192
|
Filing Dt:
|
05/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT FEATURING A NON-VOLATILE MEMORY WITH CHARGE/DISCHARGE RAMP RATE CONTROL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11759593
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
SELF-ALIGNED SPLIT GATE MEMORY CELL AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11775853
|
Filing Dt:
|
07/10/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
OUTPUT CORRECTION CIRCUIT FOR THREE-AXIS ACCELEROMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11780251
|
Filing Dt:
|
07/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
PROGRAMMABLE BIAS FOR A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11854363
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11855153
|
Filing Dt:
|
09/14/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
BROWN OUT DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11862856
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR ACCESSING A SYNCHRONOUS SERIAL MEMORY HAVING UNKNOWN ADDRESS BIT FIELD SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11863961
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A MEMORY WITH LOW VOLTAGE READ/WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11865495
|
Filing Dt:
|
10/01/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
STORAGE CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11899218
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING PASSIVE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11966068
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
ELECTRICAL ERASABLE PROGRAMMABLE MEMORY TRANSCONDUCTANCE TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11969982
|
Filing Dt:
|
01/07/2008
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER HAVING RANDOM CAPACITOR ASSIGNMENT AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
12013070
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
AMPLIFIER HAVING A VIRTUAL GROUND AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
12017646
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
CLASS-D AMPLIFIER WITH NOISE-IMMUNITY FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
12042351
|
Filing Dt:
|
03/05/2008
|
Title:
|
SCHEME OF LEVEL SHIFTER CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12416933
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
LOCK DETECTION CIRCUIT FOR PHASE LOCKED LOOP
|
|