skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:037380/0504   Pages: 4
Recorded: 12/28/2015
Attorney Dkt #:ACTEL #2
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 23
1
Patent #:
Issue Dt:
08/06/2002
Application #:
09513248
Filing Dt:
02/23/2000
Title:
EMBEDDED STATIC RANDOM ACCESS MEMORY FOR FIELD PROGRAMMABLE GATE ARRAY
2
Patent #:
Issue Dt:
07/31/2001
Application #:
09518974
Filing Dt:
03/06/2000
Title:
Block symmetrization in a field programmable gate array
3
Patent #:
Issue Dt:
10/21/2003
Application #:
09519312
Filing Dt:
03/06/2000
Title:
TURN ARCHITECTURE FOR ROUTING RESOURCES IN A FIELD PROGRAMMABLE GATE ARRAY
4
Patent #:
Issue Dt:
06/15/2004
Application #:
09654237
Filing Dt:
09/02/2000
Title:
FIELD PROGRAMMABLE GATE ARRAY AND MICROCONTROLLER SYSTEM-ON-A-CHIP
5
Patent #:
Issue Dt:
01/13/2004
Application #:
09748745
Filing Dt:
12/21/2000
Title:
PROGRAMMING CIRCUITRY FOR CONFIGURABLE FPGA I/O
6
Patent #:
Issue Dt:
09/14/2004
Application #:
09819084
Filing Dt:
09/25/2000
Title:
ENHANCED FIELD PROGRAMMABLE GATE ARRAY
7
Patent #:
Issue Dt:
04/13/2004
Application #:
10231655
Filing Dt:
08/28/2002
Title:
ANTIFUSE MEMORY CELL AND ANTIFUSE MEMORY CELL ARRAY
8
Patent #:
Issue Dt:
09/28/2004
Application #:
10406860
Filing Dt:
04/04/2003
Title:
SRAM BUS ARCHITECTURE AND INTERCONNECT TO AN FPGA
9
Patent #:
Issue Dt:
08/23/2005
Application #:
10429003
Filing Dt:
04/30/2003
Publication #:
Pub Dt:
10/16/2003
Title:
TURN ARCHITECTURE FOR ROUTING RESOURCES IN A FIELD PROGRAMMABLE GATE ARRAY
10
Patent #:
Issue Dt:
01/24/2006
Application #:
10636346
Filing Dt:
08/06/2003
Title:
DEGLITCHING CIRCUITS FOR A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY BASED PROGRAMMABLE ARCHITECTURE
11
Patent #:
Issue Dt:
05/30/2006
Application #:
10802577
Filing Dt:
03/16/2004
Publication #:
Pub Dt:
10/07/2004
Title:
SRAM BUS ARCHITECTURE AND INTERCONNECT TO AN FPGA
12
Patent #:
Issue Dt:
06/27/2006
Application #:
10821533
Filing Dt:
04/08/2004
Publication #:
Pub Dt:
11/25/2004
Title:
FIELD PROGRAMMABLE GATE ARRAY AND MICROCONTROLLER SYSTEM-ON-A-CHIP
13
Patent #:
Issue Dt:
06/03/2008
Application #:
10916214
Filing Dt:
08/10/2004
Publication #:
Pub Dt:
04/14/2005
Title:
ENHANCED FIELD PROGRAMMABLE GATE ARRAY
14
Patent #:
Issue Dt:
04/15/2008
Application #:
11088621
Filing Dt:
03/23/2005
Publication #:
Pub Dt:
08/25/2005
Title:
BLOCK LEVEL ROUTING ARCHITECTURE IN A FIELD PROGRAMMABLE GATE ARRAY
15
Patent #:
Issue Dt:
04/07/2009
Application #:
11187068
Filing Dt:
07/22/2005
Publication #:
Pub Dt:
11/17/2005
Title:
FIELD PROGRAMMABLE GATE ARRAY AND MICROCONTROLLER SYSTEM-ON-A-CHIP
16
Patent #:
Issue Dt:
10/09/2007
Application #:
11202686
Filing Dt:
08/12/2005
Publication #:
Pub Dt:
12/08/2005
Title:
ARCHITECTURE FOR ROUTING RESOURCES IN A FIELD PROGRAMMABLE GATE ARRAY
17
Patent #:
Issue Dt:
10/28/2008
Application #:
11688688
Filing Dt:
03/20/2007
Publication #:
Pub Dt:
08/09/2007
Title:
SRAM BUS ARCHITECTURE AND INTERCONNECT TO AN FPGA
18
Patent #:
Issue Dt:
08/25/2009
Application #:
11843575
Filing Dt:
08/22/2007
Publication #:
Pub Dt:
12/13/2007
Title:
ARCHITECTURE FOR ROUTING RESOURCES IN A FIELD PROGRAMMABLE GATE ARRAY
19
Patent #:
Issue Dt:
07/07/2009
Application #:
12034555
Filing Dt:
02/20/2008
Publication #:
Pub Dt:
06/12/2008
Title:
BLOCK LEVEL ROUTING ARCHITECTURE IN A FIELD PROGRAMMABLE GATE ARRAY
20
Patent #:
Issue Dt:
07/13/2010
Application #:
12111660
Filing Dt:
04/29/2008
Publication #:
Pub Dt:
08/21/2008
Title:
ENHANCED FIELD PROGRAMMABLE GATE ARRAY
21
Patent #:
Issue Dt:
02/08/2011
Application #:
12345409
Filing Dt:
12/29/2008
Publication #:
Pub Dt:
04/23/2009
Title:
FIELD PROGRAMMABLE GATE ARRAY AND MICROCONTROLLER SYSTEM-ON-A-CHIP
22
Patent #:
Issue Dt:
07/12/2011
Application #:
12794279
Filing Dt:
06/04/2010
Publication #:
Pub Dt:
09/30/2010
Title:
ENHANCED FIELD PROGRAMMABLE GATE ARRAY
23
Patent #:
Issue Dt:
09/04/2012
Application #:
13158019
Filing Dt:
06/10/2011
Publication #:
Pub Dt:
09/29/2011
Title:
ENHANCED FIELD PROGRAMMABLE GATE ARRAY
Assignor
1
Exec Dt:
08/23/2012
Assignee
1
3870 NORTH STREET
SAN JOSE, CALIFORNIA 95134
Correspondence name and address
MICROSEMI CORPORATION
3870 NORTH FIRST STREET
ATT: JANET DRAKES - RECORDS MANAGER
SAN JOSE, CA 95134

Search Results as of: 05/14/2024 01:18 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT