|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11089963
|
Filing Dt:
|
03/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
DIGITAL TIME CONSTANT TRACKING TECHNIQUE AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11091575
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
VIRTUAL MACHINE EXTENDED CAPABILITIES USING APPLICATION CONTEXTS IN A RESOURCE-CONSTRAINED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11091980
|
Filing Dt:
|
03/29/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
TRANSISTOR HAVING MULTIPLE CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11092070
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
ENHANCEMENT MODE TRANSCEIVER AND SWITCHED GAIN AMPLIFIER INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11092264
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
MULTI-GATE ENHANCEMENT MODE RF SWITCH AND BIAS ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11092289
|
Filing Dt:
|
03/29/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING ASYMMETRIC DIELECTRIC REGIONS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11092291
|
Filing Dt:
|
03/29/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE WITH STRAIN ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
11092418
|
Filing Dt:
|
03/29/2005
|
Title:
|
DUAL METAL GATE ELECTRODE SEMICONDUCTOR FABRICATION PROCESS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11092469
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
CONDUCTING METAL OXIDE WITH ADDITIVE AS P-MOS DEVICE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11093520
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
DISCRETE MULTI-TONE (DMT) SYSTEM AND METHOD THAT COMMUNICATES A DATA PUMP DATA STREAM BETWEEN A GENERAL PURPOSE CPU AND A DSP VIA A BUFFERING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11093801
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
METHOD OF MAKING A DUAL STRAINED CHANNEL SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11094593
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
SYSTEM FOR INTEGRATED DATA INTEGRITY VERIFICATION AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
11095066
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
MULTIPLE REFERENCE CLOCK SYNTHESIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11095302
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
ANTIFUSE ELEMENT AND ELECTRICALLY REDUNDANT ANTIFUSE ARRAY FOR CONTROLLED RUPTURE LOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11095338
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
INTEGRATED CMOS-COMPATIBLE BIOCHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11095418
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR ROLL-OFF CORRECTION IN IMAGE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11095447
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR BAD PIXEL REPLACEMENT IN IMAGE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11095910
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR ADJUSTING DYNAMIC RANGE OF ANALOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11096515
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
TRANSITIONAL DIELECTRIC LAYER TO IMPROVE RELIABILITY AND PERFORMANCE OF HIGH DIELECTRIC CONSTANT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11096517
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROTECTING LOW VOLTAGE TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
11096607
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
Method and apparatus facilitating multi mode interfaces
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11097577
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR BIT SYNCHRONIZING DATA TRANSFERRED ACROSS A MULTI-PIN ASYNCHRONOUS SERIAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11097579
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR SYNCHRONIZING DATA TRANSFERRED ACROSS A MULTI-PIN ASYNCHRONOUS SERIAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11097593
|
Filing Dt:
|
04/01/2005
|
Title:
|
APPARATUS FOR CURRENT SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11097658
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
FLIP-FLOP CIRCUIT HAVING LOW POWER DATA RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11097659
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
FLIP-FLOP CIRCUIT HAVING LOW POWER DATA RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11098070
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A TRANSISTOR AND A CAPACITOR HAVING AN ALIGNED TRANSISTOR AND CAPACITIVE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
11098106
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
CLOCK DELAY COMPENSATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
11098107
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
DIGITAL CLOCK FREQUENCY DOUBLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11098108
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
TRANSMISSION LINE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11098110
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
VOLTAGE CONTROLLED OSCILLATOR WITH GAIN CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11098344
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM, METHOD AND PROGRAM PRODUCT FOR WELL-BIAS SET POINT ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11098419
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR TRACKING AN ULTRAWIDE BANDWIDTH SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11098488
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR POWERING AND LOADING SOFTWARE INTO A BATTERY-LESS ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11098874
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD OF FORMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11099138
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
DC OFFSET CORRECTION SYSTEM FOR A RECEIVER WITH BASEBAND GAIN CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11100039
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD OF TILING ANALOG CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11100095
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
PHEMT WITH BARRIER OPTIMIZED FOR LOW TEMPERATURE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11100163
|
Filing Dt:
|
04/06/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING AN ORGANIC ANTI-REFLECTIVE COATING (ARC) AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11100168
|
Filing Dt:
|
04/06/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
INTERLAYER DIELECTRIC UNDER STRESS FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11100887
|
Filing Dt:
|
04/06/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
EYE CENTER DETERMINATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11101258
|
Filing Dt:
|
04/06/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
EYE CENTER RETRAINING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11101354
|
Filing Dt:
|
04/07/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
TRANSISTOR FABRICATION USING DOUBLE ETCH/REFILL PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11103521
|
Filing Dt:
|
04/12/2005
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR ENABLING DEVICE FUNCTIONS BASED ON DISTANCE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11106970
|
Filing Dt:
|
04/15/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
PECVD NITRIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11108220
|
Filing Dt:
|
04/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
METHOD OF FORMING A SUBSTRATELESS SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11108223
|
Filing Dt:
|
04/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
STRUCTURE HAVING AN INTEGRATED CIRCUIT ON ANOTHER INTEGRATED CIRCUIT WITH AN INTERVENING BENT ADHESIVE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
11108224
|
Filing Dt:
|
04/18/2005
|
Title:
|
METHOD FOR STACKING AN INTEGRATED CIRCUIT ON ANOTHER INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11110234
|
Filing Dt:
|
04/20/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
GESOI TRANSISTOR WITH LOW JUNCTION CURRENT AND LOW JUNCTION CAPACITANCE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11110283
|
Filing Dt:
|
04/20/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SEMICONDUCTOR DIE EDGE RECONDITIONING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11111450
|
Filing Dt:
|
04/21/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR REGIONAL STRESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11111451
|
Filing Dt:
|
04/21/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A PLURALITY OF DIFFERENT LAYERS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11111528
|
Filing Dt:
|
04/21/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11113589
|
Filing Dt:
|
04/25/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SELF CORRECTING SUPPRESSION OF THRESHOLD VOLTAGE VARIATION IN FULLY DEPLETED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11116614
|
Filing Dt:
|
04/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
MEMORY STRUCTURE AND METHOD OF PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11117349
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FABRICATING GAN DEVICES UTILIZING THE FORMATION OF A COMPLIANT SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11117777
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR EXTENDING SEMICONDUCTOR CHIP TESTING WITH BOUNDARY SCAN REGISTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11117820
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
FRONT-END METHOD FOR NICAM ENCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11117893
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR INCORPORATING IDDQ TESTING INTO LOGIC BIST
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11117996
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SCHOTTKY DEVICE AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11118211
|
Filing Dt:
|
04/29/2005
|
Title:
|
NICAM ENCODER FEATURING SYNCHRONIZATION OF A NICAM PROCESSOR WITH FRONT-END INPUT AND OUTPUT SECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11118230
|
Filing Dt:
|
04/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
LOGIC THRESHOLD ACQUISITION CIRCUITS AND METHODS USING REVERSED PEAK DETECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11118283
|
Filing Dt:
|
04/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
HIGH BANDWIDTH RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11119142
|
Filing Dt:
|
04/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR PREDICTING ROTATIONAL IMBALANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11120270
|
Filing Dt:
|
05/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A NON-VOLATILE MEMORY WITH DISCHARGE RATE CONTROL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11120288
|
Filing Dt:
|
05/02/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
PREFETCHING USING HASHED PROGRAM COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11122908
|
Filing Dt:
|
05/05/2005
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
PREDRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11123484
|
Filing Dt:
|
05/06/2005
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR LOW VOLTAGE WRITE IN A STATIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11123514
|
Filing Dt:
|
05/06/2005
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
DUAL-PORT STATIC RANDOM ACCESS MEMORY HAVING IMPROVED CELL STABILITY AND WRITE MARGIN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11124469
|
Filing Dt:
|
05/06/2005
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
HIGH VOLTAGE FIELD EFFECT DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
11125462
|
Filing Dt:
|
05/10/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
STATE RETENTION POWER GATING LATCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11128267
|
Filing Dt:
|
05/13/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHOD OF TRANSMITTING AND RECEIVING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11128268
|
Filing Dt:
|
05/13/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
SYSTEM AND METHOD OF INTERLEAVING TRANSMITTED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11128269
|
Filing Dt:
|
05/13/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
METHOD FOR SHARING BANDWIDTH USING REDUCED DUTY CYCLE SIGNALS AND MEDIA ACCESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11128659
|
Filing Dt:
|
05/12/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHOD OF TILING ANALOG CIRCUITS THAT INCLUDE RESISTORS AND CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11129600
|
Filing Dt:
|
05/13/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
PACKET SWITCH WITH MULTIPLE ADDRESSABLE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11130873
|
Filing Dt:
|
05/17/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH MULTIPLE INDEPENDENT GATE FIELD EFFECT TRANSISTOR (MIGFET) RAIL CLAMP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11132457
|
Filing Dt:
|
05/19/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
STORAGE CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11134712
|
Filing Dt:
|
05/20/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
EXTENDING BATTERY LIFE IN COMMUNICATION DEVICES HAVING A PLURALITY OF RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11134792
|
Filing Dt:
|
05/19/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
STRUCTURE AND METHOD FOR RESURF DIODES WITH A CURRENT DIVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11135963
|
Filing Dt:
|
05/24/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
NON-VOLATILE FUSE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11136597
|
Filing Dt:
|
05/23/2005
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
ELECTROSTATIC DETECTION APPARATUS AND METHOD, AND COORDINATE DETECTION PROGRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11136752
|
Filing Dt:
|
05/24/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
SELF-ALIGNING RESONATOR FILTER CIRCUIT AND WIDEBAND TUNER CIRCUIT INCORPORATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11136845
|
Filing Dt:
|
05/25/2005
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
ARTICLE COMPRISING AN OXIDE LAYER ON A GAAS-BASED SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
11137244
|
Filing Dt:
|
05/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCORPORATING A DEFECT CONTROLLED STRAINED CHANNEL STRUCTURE AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
11139765
|
Filing Dt:
|
05/27/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
REVERSE ALD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11140176
|
Filing Dt:
|
05/27/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
MEMORY MANAGEMENT CIRCUITRY TRANSLATION INFORMATION RETREIVAL DURING DEBUGGING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11140310
|
Filing Dt:
|
05/27/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
TRANSLATION INFORMATION RETRIEVAL TRANSPARENT TO PROCESSOR CORE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11140351
|
Filing Dt:
|
05/26/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11142057
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD OF MAKING PLANAR DOUBLE GATE SILICON-ON-INSULATOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11142077
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHODS OF MAKING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11142111
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11142148
|
Filing Dt:
|
06/01/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
METHOD OF ACCESSING INFORMATION AND SYSTEM THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11142433
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH IMPROVED SIGNAL NOISE ISOLATION AND METHOD FOR IMPROVING SIGNAL NOISE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11142639
|
Filing Dt:
|
06/01/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
METHOD OF MONITORING TIMEOUT CONDITIONS AND DEVICE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11144569
|
Filing Dt:
|
06/02/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11144570
|
Filing Dt:
|
06/02/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11145629
|
Filing Dt:
|
06/06/2005
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
DRIVE ARRANGEMENT FOR ACTIVATING A CAR SAFETY DEVICE ACTIVATION ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11146825
|
Filing Dt:
|
06/07/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
METHOD OF FABRICATING A SUBSTRATE FOR A PLANAR, DOUBLE-GATED, TRANSISTOR PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11146826
|
Filing Dt:
|
06/07/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
IN-SITU NITRIDATION OF HIGH-K DIELECTRICS
|
|