|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12233913
|
Filing Dt:
|
09/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
INTEGRATED CIRCUIT HAVING BOOSTED ARRAY VOLTAGE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12233922
|
Filing Dt:
|
09/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
MEMORY HAVING SELF-TIMED BIT LINE BOOST CIRCUIT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12234618
|
Filing Dt:
|
09/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR CONFIGURING A UNIFIED CACHE BASED ON AN ASSOCIATED ERROR RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12234619
|
Filing Dt:
|
09/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MANAGING CACHE RELIABILITY BASED ON AN ASSOCIATED ERROR RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12234709
|
Filing Dt:
|
09/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
METHOD OF FORMING SEMICONDUCTOR PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12237834
|
Filing Dt:
|
09/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
EFFECTIVE EFUSE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12240509
|
Filing Dt:
|
09/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR PACKAGE INCLUDING TWO DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12240513
|
Filing Dt:
|
09/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
METHOD OF FORMING A PACKAGE WITH EXPOSED COMPONENT SURFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12241139
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
METHOD OF FORMING A GATE DIELECTRIC BY IN-SITU PLASMA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12241786
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
SPLIT-GATE NON-VOLATILE MEMORY CELL AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12242058
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR TESTING DATA CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12242077
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
DATA CONVERSION CIRCUITRY FOR CONVERTING ANALOG SIGNALS TO DIGITAL SIGNALS AND VICE-VERSA AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12242078
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
METHOD FOR TRANSISTOR FABRICATION WITH OPTIMIZED PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12242093
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
DATA CONVERSION CIRCUITRY HAVING SUCCESSIVE APPROXIMATION CIRCUITRY AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12242112
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
DATA CONVERSION CIRCUITRY WITH AN EXTRA SUCCESSIVE APPROXIMATION STEP AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12242124
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
SELF-CALIBRATING DATA CONVERSION CIRCUITRY AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12242145
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
DUAL-LOOP DC-TO-DC CONVERTER APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12242550
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
INTEGRATED CIRCUIT MODULE WITH INTEGRATED PASSIVE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12243543
|
Filing Dt:
|
10/01/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
|
Title:
|
PROCESS OF USING A POLISHING APPARATUS INCLUDING A PLATEN WINDOW AND A POLISHING PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12243639
|
Filing Dt:
|
10/01/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
EFFICIENT BODY CONTACT FIELD EFFECT TRANSISTOR WITH REDUCED BODY RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
12244214
|
Filing Dt:
|
10/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
|
Title:
|
AMPLIFIER CIRCUIT FOR DOUBLE SAMPLED ARCHITECTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12244413
|
Filing Dt:
|
10/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
|
Title:
|
SEMICONDUCTOR FABRICATION PROCESS INCLUDING SILICIDE STRINGER REMOVAL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12244470
|
Filing Dt:
|
10/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
|
Title:
|
MATCHED MULTIPLIER CIRCUIT HAVING REDUCED PHASE SHIFT FOR USE IN MEMS SENSING APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12244796
|
Filing Dt:
|
10/03/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
|
Title:
|
FREQUENCY SYNTHESIS AND SYNCHRONIZATION FOR LED DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12246965
|
Filing Dt:
|
10/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
|
Title:
|
MOBILE TERMINATED SHORT MESSAGE SERVICE BLOCKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12248421
|
Filing Dt:
|
10/09/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
|
Title:
|
ADAPTIVE IIP2 CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12249649
|
Filing Dt:
|
10/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
|
Title:
|
GAIN CONTROL METHODS FOR WIRELESS DEVICES AND TRANSMITTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12250682
|
Filing Dt:
|
10/14/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
|
Title:
|
Interrupt controller for accelerated interrupt handling in a data processing system and method thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12251746
|
Filing Dt:
|
10/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
|
Title:
|
MULTIPLE DEVICE TYPES INCLUDING AN INVERTED-T CHANNEL TRANSISTOR AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12252363
|
Filing Dt:
|
10/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
|
Title:
|
SERIES REGULATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12252441
|
Filing Dt:
|
10/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
|
Title:
|
TECHNIQUES FOR ASYNCHRONOUS DATA RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12253635
|
Filing Dt:
|
10/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
|
Title:
|
PEAK-TO-AVERAGE REDUCTION OF SC-FDMA SIGNALS WITH FREQUENCY MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12254294
|
Filing Dt:
|
10/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
|
Title:
|
SPLIT GATE MEMORY CELL AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12254331
|
Filing Dt:
|
10/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
|
Title:
|
METHOD OF MAKING A SPLIT GATE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
12259368
|
Filing Dt:
|
10/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
DATA PROCESSOR FOR PROCESSING A DECORATED STORAGE NOTIFY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12259369
|
Filing Dt:
|
10/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
PERMISSIONS CHECKING FOR DATA PROCESSING INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
12259765
|
Filing Dt:
|
10/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
SINGLE AMPLIFIER FILTER FOR CONSTANT GROUP DELAY IN RADIO FREQUENCY TRANSMITTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12259867
|
Filing Dt:
|
10/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR ADJUSTING HEADROOM OF A POWER AMPLIFIER
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12260095
|
Filing Dt:
|
10/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
METAL GATE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12260727
|
Filing Dt:
|
10/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
MEMORY SYSTEM WITH ERROR CORRECTION AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12261599
|
Filing Dt:
|
10/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
INTEGRATED CIRCUIT AND A METHOD FOR RECOVERING FROM A LOW-POWER PERIOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12261606
|
Filing Dt:
|
10/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
SYSTEM AND A METHOD FOR GENERATING AN INTERLEAVED OUTPUT DURING A DECODING OF A DATA BLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12262042
|
Filing Dt:
|
10/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
TRANSDUCER WITH DECOUPLED SENSING IN MUTUALLY ORTHOGONAL DIRECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12262127
|
Filing Dt:
|
10/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
DIGITAL PULSE WIDTH MODULATION FOR HALF BRIDGE AMPLIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12262575
|
Filing Dt:
|
10/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
ERROR SIGNAL PROCESSING SYSTEMS FOR GENERATING A DIGITAL ERROR SIGNAL FROM AN ANALOG ERROR SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12262922
|
Filing Dt:
|
10/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
CMOS LATCH-UP IMMUNITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12264924
|
Filing Dt:
|
11/05/2008
|
|
Title:
|
LEVEL SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12266015
|
Filing Dt:
|
11/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
ERROR CORRECTION OF AN ENCODED MESSAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12266406
|
Filing Dt:
|
11/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
INTEGRATED CIRCUIT PACKAGE FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12267725
|
Filing Dt:
|
11/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
|
Title:
|
TECHNIQUE FOR INTERCONNECTING INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12267728
|
Filing Dt:
|
11/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
|
Title:
|
TECHNIQUE FOR PACKAGING MULTIPLE INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12269058
|
Filing Dt:
|
11/12/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
|
Title:
|
MOLD AND SUBSTRATE FOR USE WITH MOLD
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12271841
|
Filing Dt:
|
11/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
|
Title:
|
CONTINUOUS SELFTEST FOR INERTIAL SENSORS AT 0 HZ
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12273155
|
Filing Dt:
|
11/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
|
Title:
|
PROGRAMMABLE ERROR ACTIONS FOR A CACHE IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12275222
|
Filing Dt:
|
11/21/2008
|
|
Title:
|
CARRIER TAPE FOR ELECTRONIC COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12275622
|
Filing Dt:
|
11/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
INTEGRATED CIRCUIT HAVING MEMORY WITH CONFIGURABLE READ/WRITE OPERATIONS AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12275659
|
Filing Dt:
|
11/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12276038
|
Filing Dt:
|
11/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
|
Title:
|
COMMUNICATION STEERING FOR USE IN A MULTI-MASTER SHARED RESOURCE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12277404
|
Filing Dt:
|
11/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
METHOD OF PROGRAMMING A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12277408
|
Filing Dt:
|
11/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
MULTILAYERED THROUGH VIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12277455
|
Filing Dt:
|
11/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
THROUGH-VIA AND METHOD OF FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12277458
|
Filing Dt:
|
11/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
THROUGH-VIA AND METHOD OF FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12277512
|
Filing Dt:
|
11/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
THROUGH SUBSTRATE VIAS FOR BACK-SIDE INTERCONNECTIONS ON VERY THIN SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12277519
|
Filing Dt:
|
11/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
3-D CIRCUITS WITH INTEGRATED PASSIVE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12277695
|
Filing Dt:
|
11/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
PROGRAMMABLE VOLTAGE REFERENCE WITH A VOLTAGE REFERENCE CIRCUIT HAVING A SELF-CASCODE METAL-OXIDE SEMICONDUCTOR FIELD-EFFECT TRANSISTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12278438
|
Filing Dt:
|
12/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
|
Title:
|
ELECTRONIC DEVICE HAVING A MEMORY ELEMENT AND METHOD OF OPERATION THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12278440
|
Filing Dt:
|
08/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
|
Title:
|
ACCELERATION SENSOR ARRANGEMENT, SAFING ARRANGEMENT FOR AN ACTIVATION SYSTEM, ACTIVATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12278476
|
Filing Dt:
|
08/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
|
Title:
|
ELECTRONIC APPARATUS AND METHOD OF CONSERVING ENERGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12278478
|
Filing Dt:
|
08/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
|
Title:
|
METHOD FOR EXCHANGING INFORMATION WITH PHYSICAL LAYER COMPONENT REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12278484
|
Filing Dt:
|
08/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
|
Title:
|
LIN BUS NETWORK, INTEGRATED CIRCUIT AND METHOD OF COMMUNICATING THEREON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12278485
|
Filing Dt:
|
08/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
|
Title:
|
DEVICE AND METHOD FOR TESTING A NOISE IMMUNITY CHARACTERISTIC OF ANALOG CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12279655
|
Filing Dt:
|
08/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
|
Title:
|
METHOD FOR SCHEDULING ATM CELLS AND A DEVICE HAVING ATM CELL SCHEDULING CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12279672
|
Filing Dt:
|
12/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
|
Title:
|
METHOD OF PATTERNING A LAYER USING A PELLICLE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12279952
|
Filing Dt:
|
08/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
|
Title:
|
Method and Device for Exchanging Data Using a Virtual Fifo Data Structure
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12280477
|
Filing Dt:
|
08/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A COUPLED DIELECTRIC LAYER AND METAL LAYER, METHOD OF FABRICATION THEREOF, AND PASSIVATING COUPLING MATERIAL COMPRISING MULTIPLE ORGANIC COMPONENTS FOR USE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
12280478
|
Filing Dt:
|
08/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
|
Title:
|
SOFTWARE PIPELINING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12280480
|
Filing Dt:
|
08/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
|
Title:
|
TESTING NON-VOLATILE MEMORY DEVICES FOR CHARGE LEAKAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12280482
|
Filing Dt:
|
12/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
INTEGRATED SYSTEM FOR SEMICONDUCTOR SUBSTRATE PROCESSING USING LIQUID PHASE METAL DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12281927
|
Filing Dt:
|
09/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
|
Title:
|
DEVICE AND METHOD FOR TESTING A DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12282486
|
Filing Dt:
|
09/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE STRUCTURE AND INTEGRATED CIRCUIT THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12282487
|
Filing Dt:
|
09/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
METHOD AND DEVICE FOR PROCESSING FRAMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12282489
|
Filing Dt:
|
09/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
|
Title:
|
TASK SCHEDULING METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12282490
|
Filing Dt:
|
09/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
|
Title:
|
METHOD AND DEVICE FOR RECOGNIZING A SYNCHRONIZATION MESSAGE FROM A WIRELESS TELECOMMUNICATION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
12282491
|
Filing Dt:
|
09/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ENHANCED DATA RATE ADAPTATION AND LOWER POWER CONTROL IN A WLAN SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12282542
|
Filing Dt:
|
09/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR TUNING AN ANTENNA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12282543
|
Filing Dt:
|
09/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
BITLINE CURRENT GENERATOR FOR A NON-VOLATILE MEMORY ARRAY AND A NON-VOLATILE MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12282547
|
Filing Dt:
|
09/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE AND A PROGRAMMABLE VOLTAGE REFERENCE FOR A NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12282548
|
Filing Dt:
|
09/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
|
Title:
|
WORDLINE DRIVER FOR A NON-VOLATILE MEMORY DEVICE, A NON-VOLATILE MEMORY DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12286359
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
DATA INTERLEAVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
12288955
|
Filing Dt:
|
10/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
Methods and apparatus for reordering data
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12293744
|
Filing Dt:
|
09/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
|
Title:
|
ELECTRONIC DEVICE AND INTEGRATED CIRCUIT COMPRISING A DELTA-SIGMA CONVERTER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12294798
|
Filing Dt:
|
09/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
|
Title:
|
APPARATUS FOR DETECTING CLOCK FAILURE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12294799
|
Filing Dt:
|
09/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR PROVIDING A CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12295462
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
|
Title:
|
POWER AMPLIFIER WITH PRE-DISTORTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12295465
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
PROCESS FOR FILLING RECESSED FEATURES IN A DIELECTRIC SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12295467
|
Filing Dt:
|
09/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
|
Title:
|
DISCHARGE PROTECTION APPARATUS AND METHOD OF PROTECTING AN ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12295738
|
Filing Dt:
|
10/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
|
Title:
|
BIAS CIRCUIT FOR A RADIO FREQUENCY POWER-AMPLIFIER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12296626
|
Filing Dt:
|
10/09/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12299305
|
Filing Dt:
|
10/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
|
Title:
|
VERY LOW POWER ANALOG COMPENSATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12300438
|
Filing Dt:
|
08/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
|
Title:
|
LIN NETWORK, INTEGRATED CIRCUIT AND METHOD THEREFOR
|
|
