|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13071025
|
Filing Dt:
|
03/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
|
Title:
|
SELECTABLE THRESHOLD RESET CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13071512
|
Filing Dt:
|
03/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR DEBUGGING SCAN CHAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13072818
|
Filing Dt:
|
03/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
DUAL LOOP PHASE LOCKED LOOP WITH LOW VOLTAGE-CONTROLLED OSCILLATOR GAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13075768
|
Filing Dt:
|
03/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
CIRCUIT FOR PREVENTING A DUMMY READ IN A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13075844
|
Filing Dt:
|
03/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
CORRELATED-DOUBLE-SAMPLING SWITCHED-CAPACITOR GAIN STAGES, SYSTEMS IMPLEMENTING THE GAIN STAGES, AND METHODS OF THEIR OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13075956
|
Filing Dt:
|
03/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
CORRELATED-LEVEL-SHIFTING AND CORRELATED-DOUBLE-SAMPLING SWITCHED-CAPACITOR GAIN STAGES, SYSTEMS IMPLEMENTING THE GAIN STAGES, AND METHODS OF THEIR OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13077434
|
Filing Dt:
|
03/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
METHOD FOR REDUCING PLASMA DISCHARGE DAMAGE DURING PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13077491
|
Filing Dt:
|
03/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
NON-VOLATILE MEMORY AND LOGIC CIRCUIT PROCESS INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13077501
|
Filing Dt:
|
03/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
NON-VOLATILE MEMORY AND LOGIC CIRCUIT PROCESS INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13077563
|
Filing Dt:
|
03/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
PATTERNING A GATE STACK OF A NON-VOLATILE MEMORY (NVM) WITH FORMATION OF A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
13077569
|
Filing Dt:
|
03/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
PATTERNING A GATE STACK OF A NON-VOLATILE MEMORY (NVM) WITH FORMATION OF A METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13077581
|
Filing Dt:
|
03/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
PATTERNING A GATE STACK OF A NON-VOLATILE MEMORY (NVM) WITH FORMATION OF A GATE EDGE DIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13077963
|
Filing Dt:
|
03/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
METHOD AND SYSTEM TO COMPENSATE FOR TEMPERATURE AND PRESSURE IN PIEZO RESISTIVE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13079030
|
Filing Dt:
|
04/04/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
COMMON RF INTERFACE FOR SEPARATING AND MIXING WIRELESS SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13079818
|
Filing Dt:
|
04/05/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SELF-TEST OF SUCCESSIVE APPROXIMATION REGISTER (SAR) A/D CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13080944
|
Filing Dt:
|
04/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
|
Title:
|
MEMORY CONTROLLER AND METHOD FOR ACCESSING A PLURALITY OF NON-VOLATILE MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13081315
|
Filing Dt:
|
04/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
|
Title:
|
DUTY CYCLE CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13085217
|
Filing Dt:
|
04/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
|
Title:
|
RESISTIVE RANDOM ACCESS MEMORY (RAM) CELL AND METHOD FOR FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13085230
|
Filing Dt:
|
04/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING NANOCRYSTAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13085238
|
Filing Dt:
|
04/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING NANOCRYSTALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13085533
|
Filing Dt:
|
04/13/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR STRUCTURE USEFUL IN MAKING A SPLIT GATE NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
13088071
|
Filing Dt:
|
04/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
|
Title:
|
POWER MOSFET WITH A GATE STRUCTURE OF DIFFERENT MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13088100
|
Filing Dt:
|
04/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
|
Title:
|
METHOD FOR ETCHED CAVITY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13088106
|
Filing Dt:
|
04/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
|
Title:
|
ETCHING TRENCHES IN A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13088579
|
Filing Dt:
|
04/18/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
|
Title:
|
MEMS DEVICE WITH CENTRAL ANCHOR FOR STRESS ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13090056
|
Filing Dt:
|
04/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
DYNAMIC LOCKSTEP CACHE MEMORY REPLACEMENT LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13090057
|
Filing Dt:
|
04/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
CACHE MEMORY WITH DYNAMIC LOCKSTEP SUPPORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13091997
|
Filing Dt:
|
04/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
SENSOR DEVICE WITH SEALING STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13092001
|
Filing Dt:
|
04/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
METHODS FOR FABRICATING SENSOR DEVICE PACKAGE USING A SEALING STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13092037
|
Filing Dt:
|
04/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
ISOLATED CAPACITORS WITHIN SHALLOW TRENCH ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13092046
|
Filing Dt:
|
04/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
DECOUPLING CAPACITORS RECESSED IN SHALLOW TRENCH ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13092159
|
Filing Dt:
|
04/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
|
Title:
|
THIN SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13092162
|
Filing Dt:
|
04/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
|
Title:
|
METHOD OF ASSEMBLING SHIELDED INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13092164
|
Filing Dt:
|
04/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DC-TO-DC CONVERSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13092166
|
Filing Dt:
|
04/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR TOUCH SENSOR INTERFACE FAULT DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
13092170
|
Filing Dt:
|
04/22/2011
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH NESTED ROWS OF CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13093154
|
Filing Dt:
|
04/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
DYNAMIC PROGRAMMING FOR FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13093865
|
Filing Dt:
|
04/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
SYSTEM FOR PERFORMING ELECTRICAL CHARACTERIZATION OF ASYNCHRONOUS INTEGRATED CIRCUIT INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13094110
|
Filing Dt:
|
04/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
A REGISTER RENAMING SCHEME WITH CHECKPOINT REPAIR IN A PROCESSING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13094873
|
Filing Dt:
|
04/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
HIGH PRESSURE DEUTERIUM TREATMENT FOR SEMICONDUCTOR/HIGH-K INSULATOR INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13095544
|
Filing Dt:
|
04/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
|
Title:
|
MIXER CIRCUITS FOR SECOND ORDER INTERCEPT POINT CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
13096102
|
Filing Dt:
|
04/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
METHOD FOR PROTECTING COPPER WIRE BONDS ON ALUMINUM PADS OF A SEMICONDUCTOR DEVICE FROM CORROSION.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13096269
|
Filing Dt:
|
04/28/2011
|
|
Title:
|
METHOD AND APPARATUS FOR INTEGRATED CIRCUIT PACKAGES USING MATERIALS WITH LOW MELTING POINT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13096282
|
Filing Dt:
|
04/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
MICROPROCESSOR SYSTEMS AND METHODS FOR A COMBINED REGISTER FILE AND CHECKPOINT REPAIR REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13096320
|
Filing Dt:
|
04/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
LOAD CONTROL AND PROTECTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13096528
|
Filing Dt:
|
04/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE AS A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13096543
|
Filing Dt:
|
04/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE STRUCTURE AS A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
13096635
|
Filing Dt:
|
04/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
|
Title:
|
DC OFFSET CALIBRATION IN A DIRECT CONVERSION RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
13097054
|
Filing Dt:
|
04/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
|
Title:
|
FLIP-FLOP CIRCUIT WITH INTERNAL LEVEL SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13097066
|
Filing Dt:
|
04/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
|
Title:
|
MOLD AND SUBSTRATE FOR USE WITH MOLD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13097411
|
Filing Dt:
|
04/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
VOLTAGE REGULATOR WITH DIFFERENT INVERTING GAIN STAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13097721
|
Filing Dt:
|
04/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
SELECTIVE ERROR DETECTION AND ERROR CORRECTION FOR A MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13101793
|
Filing Dt:
|
05/05/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
|
Title:
|
MEMS DEVICE WITH IMPACTING STRUCTURE FOR ENHANCED RESISTANCE TO STICTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13102061
|
Filing Dt:
|
05/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
|
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE MODULE IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13103609
|
Filing Dt:
|
05/09/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
|
Title:
|
SELECTIVE ROUTING OF LOCAL MEMORY ACCESSES AND DEVICE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13104449
|
Filing Dt:
|
05/10/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
|
Title:
|
PHASE LOCKED LOOP CIRCUIT HAVING A VOLTAGE CONTROLLED OSCILLATOR WITH IMPROVED BANDWIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13104991
|
Filing Dt:
|
05/11/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
|
Title:
|
OBJECT DETECTION DEVICE WITH VARIABLE SENSITIVITY ELECTRIC FIELD MEASUREMENT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
13105484
|
Filing Dt:
|
05/11/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
|
Title:
|
TRANSISTORS WITH IMMERSED CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13106703
|
Filing Dt:
|
05/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR SCALABLE MOVEMENT AND REPLICATION OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
13109013
|
Filing Dt:
|
05/17/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
|
Title:
|
CHARGE PUMP FOR PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13111580
|
Filing Dt:
|
05/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
|
Title:
|
MEMORY WITH DISCRETE STORAGE ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13112077
|
Filing Dt:
|
05/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE FEATURING A GATE STRESSOR AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13113212
|
Filing Dt:
|
05/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
|
Title:
|
CHARGE PUMP CIRCUIT WITH FAST START-UP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13114100
|
Filing Dt:
|
05/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
|
Title:
|
METHODS AND APPARATUS TO IMPROVE RELIABILITY OF ISOLATED VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13116325
|
Filing Dt:
|
05/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
|
Title:
|
MICROPROCESSOR SYSTEMS AND METHODS FOR HANDLING INSTRUCTIONS WITH MULTIPLE DEPENDENCIES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13117191
|
Filing Dt:
|
05/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
|
Title:
|
METHOD FOR FORMING AN ASYMMETRIC SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13118596
|
Filing Dt:
|
05/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
|
Title:
|
SEMICONDUCTOR SENSOR DEVICE AND METHOD OF PACKAGING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13119205
|
Filing Dt:
|
03/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
|
Title:
|
FLEXIBLE BUS DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13120477
|
Filing Dt:
|
03/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
|
Title:
|
PROCESSING LOAD WITH NORMAL OR FAST OPERATION MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13120519
|
Filing Dt:
|
03/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
|
Title:
|
WIRELESS COMMUNICATION UNIT, INTEGRATED CIRCUIT AND METHOD OF POWER CONTROL OF A POWER AMPLIFIER THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13120707
|
Filing Dt:
|
03/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
WIRELESS COMMUNICATION DEVICE AND SEMICONDUCTOR PACKAGE DEVICE HAVING A POWER AMPLIFIER THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13120712
|
Filing Dt:
|
03/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR HANDLING AN OUTPUT MISMATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13120874
|
Filing Dt:
|
03/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
BUS DRIVER FOR AVOIDING AN OVERVOLTAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13121693
|
Filing Dt:
|
03/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
|
Title:
|
TEMPERATURE COMPENSATION IN A PHASE-LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
13122035
|
Filing Dt:
|
03/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13122321
|
Filing Dt:
|
04/01/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
|
Title:
|
COMPLEMENTARY BAND-GAP VOLTAGE REFERENCE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13124961
|
Filing Dt:
|
04/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
|
Title:
|
INTEGRATED CIRCUIT, COMMUNICATION UNIT AND METHOD FOR PHASE COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13125502
|
Filing Dt:
|
04/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
|
Title:
|
METHOD FOR SINGULATING ELECTRONIC COMPONENTS FROM A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13125856
|
Filing Dt:
|
04/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
|
Title:
|
MULTIMODE VOLTAGE REGULATOR AND METHOD FOR PROVIDING A MULTIMODE VOLTAGE REGULATOR OUTPUT VOLTAGE AND AN OUTPUT CURRENT TO A LOAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13126038
|
Filing Dt:
|
04/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13126191
|
Filing Dt:
|
04/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
|
Title:
|
FREQUENCY MULTIPLIER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13126854
|
Filing Dt:
|
04/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
LOGIC BUILT-IN SELF-TEST SYSTEM AND METHOD FOR APPLYING A LOGIC BUILT-IN SELF-TEST TO A DEVICE UNDER TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13128025
|
Filing Dt:
|
05/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
|
Title:
|
RESOURCE ALLOCATION WITHIN MULTIPLE RESOURCE PROVIDERS BASED ON THE INCOMING RESOURCE REQUEST AND THE EXPECTED STATE TRANSITION OF THE RESOURCE REQUESTING APPLICATION, AND SELECTING A RESOURCE PROVIDER BASED ON THE SUM OF THE PERCENTAGE OF THE RESOURCE PROVIDER CU
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13128032
|
Filing Dt:
|
05/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
ELECTROMECHANICAL TRANSDUCER DEVICE AND METHOD OF FORMING A ELECTROMECHANICAL TRANSDUCER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13128035
|
Filing Dt:
|
05/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
|
Title:
|
ELECTROMECHANICAL TRANSDUCER DEVICE AND METHOD OF FORMING A ELECTROMECHANICAL TRANSDUCER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13128900
|
Filing Dt:
|
05/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
ALLOCATION OF COMMUNICATION CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13128903
|
Filing Dt:
|
05/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
OPERATING PARAMETER CONTROL FOR A POWER AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13129505
|
Filing Dt:
|
05/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
|
Title:
|
POWER MOS TRANSISTOR DEVICE AND SWITCH APPARATUS COMPRISING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13129516
|
Filing Dt:
|
05/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
|
Title:
|
POWER MOS TRANSISTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13129845
|
Filing Dt:
|
05/18/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
COMPILER OPTIMISATION LIKE IDIOM RECOGNITION THROUGH PATTERN MATCHING USING VALUE NUMBERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13129936
|
Filing Dt:
|
05/18/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
HIGH POWER SEMICONDUCTOR DEVICE FOR WIRELESS APPLICATIONS AND METHOD OF FORMING A HIGH POWER SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
13130187
|
Filing Dt:
|
05/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
|
Title:
|
CURRENT SENSING CIRCUITRY AND INTEGRATED CIRCUIT AND METHOD FOR SENSING A CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13131039
|
Filing Dt:
|
05/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
AMPLIFIER CIRCUITRY, INTEGRATED CIRCUIT AND COMMUNICATION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13131349
|
Filing Dt:
|
05/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
|
Title:
|
CLOCK GLITCH DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13133168
|
Filing Dt:
|
06/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR SPEED MONITORING OF AN ELECTRIC MOTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13133958
|
Filing Dt:
|
06/10/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
|
Title:
|
METHOD, SYSTEM AND INTEGRATED CIRCUIT FOR ENABLING ACCESS TO A MEMORY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13139893
|
Filing Dt:
|
06/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
DETERMINING INITIAL ROTOR POSITION OF AN ALTERNATING CURRENT MOTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13140025
|
Filing Dt:
|
06/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR EFFICIENT IMAGE FEATURE EXTRACTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13142281
|
Filing Dt:
|
06/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
|
Title:
|
INTEGRATED CIRCUIT COMPRISING DEFLICKER UNIT FOR FILTERING IMAGE DATA, AND A METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13142425
|
Filing Dt:
|
06/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
|
Title:
|
CAPACITANCE SENSING CIRCUIT AND METHOD OF CAPACITANCE SENSING
|
|
