|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13830701
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
ADDRESS CALCULATION FOR RECEIVED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13831828
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
DUAL SUPPLY LEVEL SHIFTER CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13831850
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETECTING A COLLISION BETWEEN MULTIPLE THREADS OF EXECUTION FOR ACCESSING A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
13831870
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
Method and Apparatus for reducing the number of speculative accesses to a memory array
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
13833290
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
MULTIPLE AXIS RATE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
13833509
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
TASK SCHEDULING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13835068
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
NEGATIVE CHARGE PUMP REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13835690
|
Filing Dt:
|
03/15/2013
|
Title:
|
Method and Apparatus for Sensing On-Chip Characteristics
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
13835911
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
APPLICATION OF NORMALLY CLOSED POWER SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13836882
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
COMPENSATED HYSTERESIS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
13837565
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHOD FOR PROVISIONING DECOUPLING CAPACITANCE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13837652
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
NON-VOLATILE MEMORY (NVM) WITH BLOCK-SIZE-AWARE PROGRAM/ERASE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
13838133
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR ASSIGNING MEMORY ACCESS TRANSFERS BETWEEN COMMUNICATION CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13839079
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPROVED MEMS OSCILLATOR STARTUP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13841242
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHOD AND DEVICE FOR HANDLING DATA VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13841630
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHOD AND DEVICE FOR GENERATING AN EXCEPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13841916
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR TRANSFERRING DATA BETWEEN COMPONENTS OF A DATA PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
13842006
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHOD AND DEVICE IMPLEMENTING EXECUTE-ONLY MEMORY PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
13842516
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
CONTINUOUS RUN-TIME INTEGRITY CHECKING FOR VIRTUAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
13843090
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR MULTICORE PROCESSING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13843179
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
THREAD-SUSPENDING EXECUTION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13848348
|
Filing Dt:
|
03/21/2013
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
POWER MONITORING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13848734
|
Filing Dt:
|
03/22/2013
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
HELIX SUBSTRATE AND THREE-DIMENSIONAL PACKAGE WITH SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13848819
|
Filing Dt:
|
03/22/2013
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
INHIBITING PROPAGATION OF SURFACE CRACKS IN A MEMS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13849460
|
Filing Dt:
|
03/22/2013
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
METHODS AND SYSTEMS FOR SELECTIVELY FORMING METAL LAYERS ON LEAD FRAMES AFTER DIE ATTACHMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13849543
|
Filing Dt:
|
03/24/2013
|
Title:
|
SOLAR POWERED IC CHIP
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13853061
|
Filing Dt:
|
03/29/2013
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
SYSTEM FOR MANAGING CONFIGURATION UPDATES IN CLUSTER OF COMPUTATIONAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13854137
|
Filing Dt:
|
04/01/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF ASSEMBLING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13854140
|
Filing Dt:
|
04/01/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF ASSEMBLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13857131
|
Filing Dt:
|
04/04/2013
|
Title:
|
STIFFENED SEMICONDUCTOR DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13857143
|
Filing Dt:
|
04/04/2013
|
Title:
|
METHOD OF FORMING STACKED DIE PACKAGE USING REDISTRIBUTED CHIP PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
13859490
|
Filing Dt:
|
04/09/2013
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
METHODS AND APPARATUS FOR CALIBRATING TRANSDUCER-INCLUDING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13861509
|
Filing Dt:
|
04/12/2013
|
Title:
|
DOUBLE PATTERNING AWARE ROUTING WITHOUT STITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13862473
|
Filing Dt:
|
04/15/2013
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
Title:
|
FLUID COOLED SEMICONDUCTOR DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13864729
|
Filing Dt:
|
04/17/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
INTEGRATED CIRCUIT CHIP WITH DISCONTINUOUS GUARD RING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13865185
|
Filing Dt:
|
04/17/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
WIRE BONDING MACHINE AND METHOD FOR TESTING WIRE BOND CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13865794
|
Filing Dt:
|
04/18/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
STARTUP CIRCUITS WITH NATIVE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13866034
|
Filing Dt:
|
04/19/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
MIXED SIGNAL IP CORE PROTOTYPING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
13867656
|
Filing Dt:
|
04/22/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
MEMS DEVICE WITH STRESS ISOLATION AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13867720
|
Filing Dt:
|
04/22/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
ESTIMATION OF SIDEWALL SKEW ANGLES OF A STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13868125
|
Filing Dt:
|
04/23/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
METHOD OF FABRICATING MEMS DEVICE HAVING RELEASE ETCH STOP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13868777
|
Filing Dt:
|
04/23/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
AMPLIFIER USING NONLINEAR DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13871411
|
Filing Dt:
|
04/26/2013
|
Title:
|
METHODS AND SYSTEMS FOR GATE DIMENSION CONTROL IN MULTI-GATE STRUCTURES FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13872643
|
Filing Dt:
|
04/29/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
SELECTIVE GATE OXIDE PROPERTIES ADJUSTMENT USING FLUORINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13873217
|
Filing Dt:
|
04/30/2013
|
Title:
|
STANDARD CELL FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13873454
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
AMPLIFIERS AND RELATED RECEIVER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
13873621
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR ACCELERATING SPARSE MATRIX OPERATIONS IN FULL ACCURACY CIRCUIT SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13873655
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
Integrated Circuit Design Verification Through Forced Clock Glitches
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13873752
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
SELF-DEFINING, LOW CAPACITANCE WIRE BOND PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
13873917
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
SCALABLE SPLIT GATE MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13873988
|
Filing Dt:
|
04/30/2013
|
Title:
|
SYNCHRONOUS MULTIPLE PORT MEMORY WITH ASYNCHRONOUS PORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13873998
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
FOUR PORT MEMORY WITH MULTIPLE CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13874119
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
NON-VOLATILE MEMORY (NVM) WITH VARIABLE VERIFY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13874127
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
BIASING SPLIT GATE MEMORY CELL DURING POWER-OFF MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13874477
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING GATE-LEVEL ACTIVITY DATA FOR USE IN CLOCK GATING EFFICIENCY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13875618
|
Filing Dt:
|
05/02/2013
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
Electrostatic Discharge (ESD) Clamp Circuit with High Effective Holding Voltage
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13876531
|
Filing Dt:
|
03/28/2013
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
Title:
|
VOLTAGE SWITCHING CIRCUITRY, INTEGRATED DEVICE AND INTEGRATED CIRCUIT, AND METHOD OF VOLTAGE SWITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
13877176
|
Filing Dt:
|
04/01/2013
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
Title:
|
DECODER FOR DETERMINING A SUBSTANCE OR MATERIAL STRUCTURE OF A DETECTED OBJECT BASED ON SIGNALS OF A CAPACITIVE SENSOR AND METHOD FOR DETERMINING A SUBSTANCE OR MATERIAL STRUCTURE OF A DETECTED OBJECT BASED ON SIGNALS OF A CAPACITIVE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
13879240
|
Filing Dt:
|
04/12/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
METHOD FOR SETTING BREAKPOINTS, AND AN INTEGRATED CIRCUIT AND DEBUG TOOL THEREFOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13880182
|
Filing Dt:
|
04/18/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
METHOD FOR BIT RATE CONTROL WITHIN A SCALABLE VIDEO CODING SYSTEM AND SYSTEM THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13880193
|
Filing Dt:
|
04/18/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE AND METHOD FOR DETECTING AN EXCESSIVE VOLTAGE STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13880221
|
Filing Dt:
|
04/18/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
METHOD OF DEBUGGING SOFTWARE AND CORRESPONDING COMPUTER PROGRAM PRODUCT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13881157
|
Filing Dt:
|
04/24/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
TACTILE INPUT DEVICE, MICROPROCESSOR SYSTEM AND METHOD FOR CONTROLLING A TACTILE INPUT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
13882710
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
APPARATUS AND METHOD FOR MONITORING OPERATION OF AN INSULATED GATE BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
13890394
|
Filing Dt:
|
05/09/2013
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
METAL-OXIDE-SEMICONDUCTOR (MOS) VOLTAGE DIVIDER WITH DYNAMIC IMPEDANCE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
13890402
|
Filing Dt:
|
05/09/2013
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH NOTCHED GATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13891214
|
Filing Dt:
|
05/10/2013
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
SYSTEM FOR MEASURING POWER CONSUMPTION OF INTEGRATED CIRCUIT
|
|