|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08861078
|
Filing Dt:
|
05/21/1997
|
|
Title:
|
MEMORY PROGRAMMING CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08862662
|
Filing Dt:
|
05/23/1997
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING POWER DISSIPATION IN A PRECHARGE/DISCHARGE MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08863109
|
Filing Dt:
|
05/23/1997
|
|
Title:
|
METHOD OF FABRICATING SUBMICRON FETS WITH LOW TEMPERATURE GROUP III-V MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
08863153
|
Filing Dt:
|
05/27/1997
|
|
Title:
|
CIRCUIT AND METHOD FOR IMPEDANCE MATCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08864300
|
Filing Dt:
|
05/28/1997
|
|
Title:
|
MULTILAYER CERAMIC PACKAGE WITH LOW-VARIANCE EMBEDDED RESISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
08865510
|
Filing Dt:
|
05/30/1997
|
|
Title:
|
METHOD AND APPARATUS FOR VERIFYING AND CHARACTERIZING DATA RETENTION TIME IN A DRAM USING BUILT-IN TEST CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08865652
|
Filing Dt:
|
05/30/1997
|
|
Title:
|
ELECTRONIC COMPONENT ASSEMBLY HAVING AN ENCAPSULATION MATERIAL AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
08865846
|
Filing Dt:
|
06/02/1997
|
|
Title:
|
F. E. T. WITH STABLE THRESHOLD VOLTAGE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08865956
|
Filing Dt:
|
05/30/1997
|
|
Title:
|
ELECTRICAL DEVICE HAVING ATMOSPHERIC ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08866588
|
Filing Dt:
|
05/30/1997
|
|
Title:
|
SEMICONDUCTOR STRUCTURE HAVING A MONOCRYSTALLINE MEMBER OVERLYING A CAVITY IN A SEMICONDUCTOR SUBSTRATE AND PROCESS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08867661
|
Filing Dt:
|
06/02/1997
|
|
Title:
|
TRANSISTOR PROTECTION CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08868318
|
Filing Dt:
|
06/03/1997
|
|
Title:
|
METHOD AND APPARATUS FOR SUPPRESSING ACOUSTIC FEEDBACK IN AN AUDIO SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
08868331
|
Filing Dt:
|
06/03/1997
|
|
Title:
|
METHOD FOR MANUFACTURING A THIN OXIDE FOR USE IN SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
08868467
|
Filing Dt:
|
06/03/1997
|
|
Title:
|
DATA PROCESSING SYSTEM HAVING A SYNCHRONIZING LINK STACK AND METHOD THEREFOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08874433
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
SILICON CARBIDE TRANSISTOR AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08875000
|
Filing Dt:
|
06/13/1997
|
|
Title:
|
SELF-REFERENCED CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08876326
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
METHOD OF MAKING AND ACCESING SPLIT GATE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08876461
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08876576
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
SPLIT-GATE MEMORY DEVICE AND METHOD FOR ACCESSING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08876582
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
MICROELECTRONIC ASSEMBLY INCLUDING COLUMNAR INTERCONNECTIONS AND METHOD FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08879453
|
Filing Dt:
|
06/20/1997
|
|
Title:
|
HIGH FREQUENCY SEMICONDUCTOR COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08883981
|
Filing Dt:
|
06/27/1997
|
|
Title:
|
AMPLIFIER CIRCUIT AND METHOD FOR GENERATING A BIAS VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08885265
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
CARBOXYLIC ACID ETCHING SOLUTION AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08885266
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
SEMICONDUCTOR SENSING DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08885433
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
METHOD FOR MANUFACTURING A HIGH DIELECTRIC CONSTANT GATE OXIDE FOR USE IN SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08885434
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING A MEMORY DEVICE IN A PAGE MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08885970
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
CHARGE PUMP CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08886746
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
SINGLE LEVEL GATE NONVOLATILE DEVICE AND METHOD FOR ACCESSING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08886927
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A NITRIDED OXIDE DIELECTRIC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
08887166
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
INTEGRATED CIRCUIT AMPLIFIER AND METHOD OF ADAPTIVE OFFSET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08887692
|
Filing Dt:
|
07/03/1997
|
|
Title:
|
METHOD FOR FORMING A HIGH VOLTAGE GATE DIELECTRIC FOR USE IN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08888384
|
Filing Dt:
|
07/07/1997
|
|
Title:
|
SCAN BASED PATH DELAY TESTING OF INTEGRATED CIRCUITS CONTAINING EMBEDDED MEMORY ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08888392
|
Filing Dt:
|
07/07/1997
|
|
Title:
|
SEMICONDUCTOR PACKAGE BOND POST CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08889610
|
Filing Dt:
|
07/08/1997
|
|
Title:
|
CURRENT SENSE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08889805
|
Filing Dt:
|
07/08/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING THE DISPLAY OF A VIDEO IMAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08891228
|
Filing Dt:
|
07/10/1997
|
|
Title:
|
METHOD AND APPARATUS FOR MOVING DATA IN A PARALLEL PROCESSOR USING SOURCE AND DESTINATION VECTOR REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08893043
|
Filing Dt:
|
07/15/1997
|
|
Title:
|
MULTI-BIT EXCLUSIVE OR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08895017
|
Filing Dt:
|
07/16/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
08895067
|
Filing Dt:
|
07/16/1997
|
|
Title:
|
APPARATUS AND METHOD FOR IMPLEMENTING VITERBI BUTTERFLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08896234
|
Filing Dt:
|
07/17/1997
|
|
Title:
|
THERMAL PROCESSING OF OXIDE-COMPOUND SEMICONDUCTOR STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08897964
|
Filing Dt:
|
07/21/1997
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT AND COMPONENT THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08899672
|
Filing Dt:
|
07/24/1997
|
|
Title:
|
SEMICONDUCTOR COMPONENT AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08900658
|
Filing Dt:
|
07/25/1997
|
|
Title:
|
LEADFRAME STRUCTURE HAVING MOVEABLE SUB-FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08901645
|
Filing Dt:
|
07/28/1997
|
|
Title:
|
FAST START-UP PROCESSOR CLOCK GENERATION METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08902009
|
Filing Dt:
|
07/29/1997
|
|
Title:
|
PIPELINED DUAL PORT INTEGRATED CIRCUIT MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08902340
|
Filing Dt:
|
07/29/1997
|
|
Title:
|
METHOD AND APPARATUS FOR AMPLIFYING A SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08903085
|
Filing Dt:
|
07/30/1997
|
|
Title:
|
AN INTEGRATED CIRCUIT INCLUDING A NON-VOLATILE MEMORY DEVICE AND A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08903087
|
Filing Dt:
|
07/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08904029
|
Filing Dt:
|
07/31/1997
|
|
Title:
|
FAULT TOLERANT SERIAL ARBITRATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08904989
|
Filing Dt:
|
08/01/1997
|
|
Title:
|
SEMICONDUCTOR COMPONENT AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08905008
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
METHOD OF FORMING A HIGH PERFORMANCE, HIGH VOLTAGE NON-EPI BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08905009
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
MOLDED PLASTIC BALL GRID ARRAY PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
08905336
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
DUAL BANDWIDTH PHASE LOCKED LOOP FREQUENCY LOCK DETECTION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08905524
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
AMPLIFIER WITH INPUT REFERRED COMMON-MODE ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08905755
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
METHOD FOR FORMING HIGH DIELECTRIC CONSTANT METAL OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08905757
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
LOW SELECTIVITY CHEMICAL MECHANICAL POLISHING (CMP) PROCESS FOR USE ON INTEGRATED CIRCUIT METAL INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08905764
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ROUNDING IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08907980
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING ACCESS PROTECTION IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08907990
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
METHOD FOR FORMING AN MOS TRANSISTOR HAVING A METALLIC GATE ELECTRODE THAT IS FORMED AFTER THE FORMATION OF SELF-ALIGNED SOURCE AND DRAIN REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08909143
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
SEMICONDUCTOR COMPONENT HAVING LEADFRAME WITH OFFSET GROUND PLANE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08910475
|
Filing Dt:
|
07/25/1997
|
|
Title:
|
SYSTEMS FOR PROGRAMMABLY INTERLEAVING AND DE-INTERLEAVING DATA AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08912221
|
Filing Dt:
|
08/15/1997
|
|
Title:
|
LATERAL GATE, VERTICAL DRIFT REGION TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08912601
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHODS OF DESIGNING A RETICLE AND FORMING A SEMICONDUCTOR DEVICE THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08912726
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PROCESSING A SEMICONDUCTOR WAFER ON A ROBOTIC TRACK HAVING ACCESS TO IN SITU WAFER BACKSIDE PARTICLE DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08916297
|
Filing Dt:
|
08/22/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08916733
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHOD AND APPARATUS FOR MANAGING FAILURE OF A SYSTEM CLOCK IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08917119
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
FABRICATION METHOD FOR A GATE QUALITY OXIDE-COMPOUND SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08917122
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
METHOD OF FORMING A SILICON NITRIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08917306
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
DIGITAL OUTPUT BUFFER FOR MULTIPLE VOLTAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
08917982
|
Filing Dt:
|
08/27/1997
|
|
Title:
|
METHOD FOR ETCHING A DIELECTRIC LAYER OVER A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08920656
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE BY DUV RESIST PATTERNING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08920658
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
TIRE PRESSURE MONITORING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08920840
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
ELECTRONIC COMPONENT ENCAPSULATED IN A GLASS TUBE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08921131
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
METHOD OF CHEMICAL MECHANICAL PLANARIZATION USING A WATER RINSE TO PREVENT PARTICLE CONTAMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08924117
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING OPERAND FEED FORWARD SUPPORT IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08925157
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
SURFACE MOUNTABLE FLEXIBLE INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08925161
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
CIRCUIT COMPENSATING NONLINEARITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08925248
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
TEST STRUCTURE FOR ENABLING BURN-IN TESTING ON AN ENTIRE SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08926319
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
SENSING STRUCTURE COMPRISING A MOVABLE MASS AND A SELF-TEST STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08929123
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
VARIABLE CAPACITOR AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
08929128
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
MEMORY CONTROLLER AND METHOD FOR GENERATING COMMANDS TO A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
08931982
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08935572
|
Filing Dt:
|
09/23/1997
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING A CIRCUIT MODULE CONCURRENTLY WITH A NON-VOLATILE MEMORY OPERATION IN A MULTI-MODULE DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08936373
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
METHOD AND APPARTUS FOR SUSPENDING A PROGRAM/ERASE OPERATION IN A FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08937451
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
DATA PROCESSING SYSTEM WITH MEMORY PATCHING AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08937759
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONFIGURING A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08939284
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
SEGMENTED BUS ARCHITECTURE (SBA) FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08939397
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
METHOD OF BUILDING AN EPROM CELL WITHOUT DRAIN DISTRUB AND REDUCED SELECT GATE RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08939637
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08939764
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08940605
|
Filing Dt:
|
09/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTIPLE OVERLAPPING ROWS OF BOND PADS WITH CONDUCTIVE INTERCONNECTS AND METHOD OF PAD PLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08942740
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
INTEGRATED CIRCUIT HAVING BUFFERING CIRCUITRY WITH SLEW RATE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08942892
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
"LOW NOISE PREAMPLIFIER"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08943020
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE PACKAGE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08943325
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
OVERVOLTAGE PROTECTION DEVICE AND METHOD FOR INCREASING SHUNT CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08943442
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
CIRCUIT AND METHOD FOR CALIBRATING A DIGITAL-TO-ANALOG CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
08944279
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
FAST SQUELCH CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08944655
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
DATA PROCESSING SYSTEM FOR CONTROLLING EXECUTION OF A DEBUG FUNCTION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08944777
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
UNBUFFERED LATCH RESISTANT TO BACK-WRITING AND METHOD OF OPERATION THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08946148
|
Filing Dt:
|
10/07/1997
|
|
Title:
|
METHOD AND APPARATUS FOR SELECTING A REGISTER BANK
|
|
