USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	037684/0039			Pages:	448
		Recorded:	02/02/2016
Attorney Dkt #:	040981-0072
Conveyance:	TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031)

Total properties: 11127
Page 61 of 112
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112

Patent #:	6842821	Issue Dt:	01/11/2005	Application #:	10307666	Filing Dt:	12/02/2002
Publication #:	US20040107324	Pub Dt:	06/03/2004
Title:	DDR SDRAM MEMORY CONTROLLER WITH MULTIPLE DEPENDENCY REQUEST ARCHITECTURE AND INTELLIGENT REQUESTOR INTERFACE

Patent #:	6886088	Issue Dt:	04/26/2005	Application #:	10308334	Filing Dt:	12/03/2002
Publication #:	US20040107308	Pub Dt:	06/03/2004
Title:	MEMORY THAT ALLOWS SIMULTANEOUS READ REQUESTS

Patent #:	6701499	Issue Dt:	03/02/2004	Application #:	10308557	Filing Dt:	12/03/2002
Publication #:	US20030237068	Pub Dt:	12/25/2003
Title:	EFFECTIVE APPROXIMATED CALCULATION OF SMOOTH FUNCTIONS

Patent #:	6897102	Issue Dt:	05/24/2005	Application #:	10313333	Filing Dt:	12/06/2002
Publication #:	US20040110328	Pub Dt:	06/10/2004
Title:	PROCESS TO MINIMIZE POLYSILICON GATE DEPLETION AND DOPANT PENETRATION AND TO INCREASE CONDUCTIVITY

Patent #:	6995656	Issue Dt:	02/07/2006	Application #:	10313399	Filing Dt:	12/06/2002
Publication #:	US20030117271	Pub Dt:	06/26/2003
Title:	SWITCHING DEVICE COMPRISING LOCAL DECODING MEANS

Patent #:	7245606	Issue Dt:	07/17/2007	Application #:	10313786	Filing Dt:	12/06/2002
Publication #:	US20030118032	Pub Dt:	06/26/2003
Title:	SWITCHING DEVICE COMPRISING A COMMON VOLTAGE REFERENCE PATH

Patent #:	6895480	Issue Dt:	05/17/2005	Application #:	10315434	Filing Dt:	12/10/2002
Publication #:	US20040111559	Pub Dt:	06/10/2004
Title:	APPARATUS AND METHOD FOR SHARING BOOT VOLUME AMONG SERVER BLADES

Patent #:	6969621	Issue Dt:	11/29/2005	Application #:	10315480	Filing Dt:	12/09/2002
Title:	CONTAMINATION DISTRIBUTION APPARATUS AND METHOD

Patent #:	7257080	Issue Dt:	08/14/2007	Application #:	10315506	Filing Dt:	12/09/2002
Publication #:	US20040109411	Pub Dt:	06/10/2004
Title:	DYNAMIC TRAFFIC-BASED PACKET ANALYSIS FOR FLOW CONTROL

Patent #:	6966044	Issue Dt:	11/15/2005	Application #:	10316101	Filing Dt:	12/09/2002
Publication #:	US20040111690	Pub Dt:	06/10/2004
Title:	METHOD FOR COMPOSING MEMORY ON PROGRAMMABLE PLATFORM DEVICES TO MEET VARIED MEMORY REQUIREMENTS WITH A FIXED SET OF RESOURCES

Patent #:	7035995	Issue Dt:	04/25/2006	Application #:	10316339	Filing Dt:	12/11/2002
Publication #:	US20040117596	Pub Dt:	06/17/2004
Title:	METHOD AND APPARATUS FOR PERFORMING A HIGH SPEED BINARY SEARCH IN TIME CRITICAL ENVIRONMENTS

Patent #:	7292572	Issue Dt:	11/06/2007	Application #:	10316344	Filing Dt:	12/11/2002
Publication #:	US20040125807	Pub Dt:	07/01/2004
Title:	MULTI-LEVEL REGISTER BANK BASED CONFIGURABLE ETHERNER FRAME PARSER

Patent #:	7148153	Issue Dt:	12/12/2006	Application #:	10316386	Filing Dt:	12/11/2002
Publication #:	US20030119337	Pub Dt:	06/26/2003
Title:	PROCESS FOR OXIDE FABRICATION USING OXIDATION STEPS BELOW AND ABOVE A THRESHOLD TEMPERATURE

Patent #:	7043611	Issue Dt:	05/09/2006	Application #:	10316510	Filing Dt:	12/11/2002
Publication #:	US20040117566	Pub Dt:	06/17/2004
Title:	RECONFIGURABLE MEMORY CONTROLLER

Patent #:	6757883	Issue Dt:	06/29/2004	Application #:	10316594	Filing Dt:	12/11/2002
Publication #:	US20040117751	Pub Dt:	06/17/2004
Title:	ESTIMATING FREE SPACE IN IC CHIPS

Patent #:	7103869	Issue Dt:	09/05/2006	Application #:	10317147	Filing Dt:	12/11/2002
Publication #:	US20030177468	Pub Dt:	09/18/2003
Title:	METHOD OF VERIFYING IC MASK SETS

Patent #:	7000092	Issue Dt:	02/14/2006	Application #:	10318232	Filing Dt:	12/12/2002
Publication #:	US20040117743	Pub Dt:	06/17/2004
Title:	HETEROGENEOUS MULTI-PROCESSOR REFERENCE DESIGN

Patent #:	7069523	Issue Dt:	06/27/2006	Application #:	10318623	Filing Dt:	12/13/2002
Publication #:	US20040117744	Pub Dt:	06/17/2004
Title:	AUTOMATED SELECTION AND PLACEMENT OF MEMORY DURING DESIGN OF AN INTEGRATED CIRCUIT

Patent #:	6922823	Issue Dt:	07/26/2005	Application #:	10318639	Filing Dt:	12/13/2002
Publication #:	US20040117748	Pub Dt:	06/17/2004
Title:	METHOD FOR CREATING DERIVATIVE INTEGRATED CIRCUIT LAYOUTS FOR RELATED PRODUCTS

Patent #:	6633245	Issue Dt:	10/14/2003	Application #:	10318656	Filing Dt:	12/12/2002
Title:	METHOD AND SYSTEM FOR CORRECTING QUANTIZATION LOSS DURING ANALOG TO DIGITAL TO ANALOG SIGNAL CONVERSION

Patent #:	7831653	Issue Dt:	11/09/2010	Application #:	10318792	Filing Dt:	12/13/2002
Publication #:	US20040114622	Pub Dt:	06/17/2004
Title:	FLEXIBLE TEMPLATE HAVING EMBEDDED GATE ARRAY AND COMPOSABLE MEMORY FOR INTEGRATED CIRCUITS

Patent #:	7054972	Issue Dt:	05/30/2006	Application #:	10319206	Filing Dt:	12/13/2002
Publication #:	US20040117534	Pub Dt:	06/17/2004
Title:	APPARATUS AND METHOD FOR DYNAMICALLY ENABLING AND DISABLING INTERRUPT COALESCING IN DATA PROCESSING SYSTEM

Patent #:	7072922	Issue Dt:	07/04/2006	Application #:	10319219	Filing Dt:	12/13/2002
Publication #:	US20040117416	Pub Dt:	06/17/2004
Title:	INTEGRATED CIRCUIT AND PROCESS FOR IDENTIFYING MINIMUM OR MAXIMUM INPUT VALUE AMONG PLURAL INPUTS

Patent #:	7650625	Issue Dt:	01/19/2010	Application #:	10320046	Filing Dt:	12/16/2002
Publication #:	US20040117825	Pub Dt:	06/17/2004
Title:	SYSTEM AND METHOD FOR CONTROLLING AUDIO AND VIDEO CONTENT VIA AN ADVANCED SETTOP BOX

Patent #:	6707114	Issue Dt:	03/16/2004	Application #:	10321250	Filing Dt:	12/16/2002
Title:	SENICONDUCTOR WAFER ARRANGEMENT OF A SEMICONDUCTOR WAFER

Patent #:	6939800	Issue Dt:	09/06/2005	Application #:	10321938	Filing Dt:	12/16/2002
Title:	DIELECTRIC BARRIER FILMS FOR USE AS COPPER BARRIER LAYERS IN SEMICONDUCTOR TRENCH AND VIA STRUCTURES

Patent #:	6928092	Issue Dt:	08/09/2005	Application #:	10322060	Filing Dt:	12/18/2002
Publication #:	US20030123496	Pub Dt:	07/03/2003
Title:	METHOD AND APPARATUS FOR ACTIVE NUMERIC TEMPERATURE COMPENSATION OF AN ETALON IN A WAVELENGTH STABILIZED LASER

Patent #:	6603706	Issue Dt:	08/05/2003	Application #:	10322933	Filing Dt:	12/18/2002
Title:	METHOD AND APPARATUS FOR SYNCHRONIZATION OF READ DATA IN A READ DATA SYNCHRONIZATION CIRCUIT

Patent #:	7356095	Issue Dt:	04/08/2008	Application #:	10323103	Filing Dt:	12/18/2002
Publication #:	US20040120426	Pub Dt:	06/24/2004
Title:	HYBRID DATA RECOVERY SYSTEM

Patent #:	6978344	Issue Dt:	12/20/2005	Application #:	10323104	Filing Dt:	12/18/2002
Publication #:	US20040120189	Pub Dt:	06/24/2004
Title:	SHIFT REGISTER CONTROL OF A CIRCULAR ELASTICITY BUFFER

Patent #:	7062577	Issue Dt:	06/13/2006	Application #:	10323521	Filing Dt:	12/18/2002
Publication #:	US20040122994	Pub Dt:	06/24/2004
Title:	AMBA SLAVE MODULAR BUS INTERFACES

Patent #:	6944008	Issue Dt:	09/13/2005	Application #:	10323522	Filing Dt:	12/18/2002
Publication #:	US20040125536	Pub Dt:	07/01/2004
Title:	CHARGE DISSIPATION IN ELECTROSTATICALLY DRIVEN DEVICES

Patent #:	6883082	Issue Dt:	04/19/2005	Application #:	10324230	Filing Dt:	12/19/2002
Publication #:	US20040123038	Pub Dt:	06/24/2004
Title:	CENTRAL DYNAMIC MEMORY MANAGER

Patent #:	6683484	Issue Dt:	01/27/2004	Application #:	10324284	Filing Dt:	12/19/2002
Title:	COMBINED DIFFERENTIAL AND SINGLE-ENDED INPUT BUFFER

Patent #:	6743701	Issue Dt:	06/01/2004	Application #:	10324698	Filing Dt:	12/20/2002
Title:	METHOD FOR THE FORMATION OF ACTIVE AREA UTILIZING REVERSE TRENCH ISOLATION

Patent #:	6941427	Issue Dt:	09/06/2005	Application #:	10324969	Filing Dt:	12/20/2002
Publication #:	US20040123055	Pub Dt:	06/24/2004
Title:	METHOD AND APPARATUS FOR IMPROVING QUEUE TRAVERSAL TIME

Patent #:	7254716	Issue Dt:	08/07/2007	Application #:	10324976	Filing Dt:	12/20/2002
Title:	SECURITY SUPERVISOR GOVERNING ALLOWED TRANSACTIONS ON A SYSTEM BUS

Patent #:	7379422	Issue Dt:	05/27/2008	Application #:	10325114	Filing Dt:	12/20/2002
Publication #:	US20040120334	Pub Dt:	06/24/2004
Title:	FLOW CONTROL ENHANCEMENT

Patent #:	6968420	Issue Dt:	11/22/2005	Application #:	10325132	Filing Dt:	12/20/2002
Title:	USE OF EEPROM FOR STORAGE OF SECURITY OBJECTS IN SECURE SYSTEMS

Patent #:	7408988	Issue Dt:	08/05/2008	Application #:	10325188	Filing Dt:	12/20/2002
Publication #:	US20040120401	Pub Dt:	06/24/2004
Title:	MOTION ESTIMATION ENGINE WITH PARALLEL INTERPOLATION AND SEARCH HARDWARE

Patent #:	7117352	Issue Dt:	10/03/2006	Application #:	10325192	Filing Dt:	12/20/2002
Title:	DEBUG PORT DISABLE MECHANISM

Patent #:	7228440	Issue Dt:	06/05/2007	Application #:	10325382	Filing Dt:	12/20/2002
Title:	SCAN AND BOUNDARY SCAN DISABLE MECHANISM ON SECURE DEVICE

Patent #:	7114041	Issue Dt:	09/26/2006	Application #:	10325383	Filing Dt:	12/20/2002
Publication #:	US20040123036	Pub Dt:	06/24/2004
Title:	AMBA MODULAR MEMORY CONTROLLER

Patent #:	7292580	Issue Dt:	11/06/2007	Application #:	10325700	Filing Dt:	12/18/2002
Publication #:	US20030227926	Pub Dt:	12/11/2003
Title:	METHOD AND SYSTEM FOR GUARANTEEING QUALITY OF SERVICE IN A MULTI-PLANE CELL SWITCH

Patent #:	7408959	Issue Dt:	08/05/2008	Application #:	10325701	Filing Dt:	12/18/2002
Publication #:	US20030227945	Pub Dt:	12/11/2003
Title:	METHOD AND APPARATUS FOR ENSURING CELL ORDERING IN LARGE CAPACITY SWITCHING SYSTEMS AND FOR SYNCHRONIZING THE ARRIVAL TIME OF CELLS TO A SWITCH FABRIC

Patent #:	7020745	Issue Dt:	03/28/2006	Application #:	10326173	Filing Dt:	12/20/2002
Title:	AMBA-BASED SECONDARY CACHE CONTROLLER AND METHOD OF OPERATING THE SAME

Patent #:	7254720	Issue Dt:	08/07/2007	Application #:	10326440	Filing Dt:	12/20/2002
Title:	PRECISE EXIT LOGIC FOR REMOVAL OF SECURITY OVERLAY OF INSTRUCTION SPACE

Patent #:	6948139	Issue Dt:	09/20/2005	Application #:	10326717	Filing Dt:	12/19/2002
Publication #:	US20040123251	Pub Dt:	06/24/2004
Title:	METHOD FOR COMBINING STATES

Patent #:	6867127	Issue Dt:	03/15/2005	Application #:	10327283	Filing Dt:	12/19/2002
Title:	DIAMOND METAL-FILLED PATTERNS ACHIEVING LOW PARASITIC COUPLING CAPACITANCE

Patent #:	7093228	Issue Dt:	08/15/2006	Application #:	10327304	Filing Dt:	12/20/2002
Publication #:	US20040123265	Pub Dt:	06/24/2004
Title:	METHOD AND SYSTEM FOR CLASSIFYING AN INTEGRATED CIRCUT FOR OPTICAL PROXIMITY CORRECTION

Patent #:	6898780	Issue Dt:	05/24/2005	Application #:	10327314	Filing Dt:	12/20/2002
Publication #:	US20040123266	Pub Dt:	06/24/2004
Title:	METHOD AND SYSTEM FOR CONSTRUCTING A HIERARCHY-DRIVEN CHIP COVERING FOR OPTICAL PROXIMITY CORRECTION

Patent #:	6818996	Issue Dt:	11/16/2004	Application #:	10327333	Filing Dt:	12/20/2002
Publication #:	US20040121522	Pub Dt:	06/24/2004
Title:	MULTI-LEVEL REDISTRIBUTION LAYER TRACES FOR REDUCING CURRENT CROWDING IN FLIPCHIP SOLDER BUMPS

Patent #:	6911285	Issue Dt:	06/28/2005	Application #:	10327451	Filing Dt:	12/20/2002
Publication #:	US20040121242	Pub Dt:	06/24/2004
Title:	SIDELOBE CORRECTION FOR ATTENUATED PHASE SHIFT MASKS

Patent #:	7414721	Issue Dt:	08/19/2008	Application #:	10328066	Filing Dt:	12/23/2002
Title:	IN-SITU METROLOGY SYSTEM AND METHOD FOR MONITORING METALIZATION AND OTHER THIN FILM FORMATION

Patent #:	7033929	Issue Dt:	04/25/2006	Application #:	10328333	Filing Dt:	12/23/2002
Title:	DUAL DAMASCENE INTERCONNECT STRUCTURE WITH IMPROVED ELECTRO MIGRATION LIFETIMES

Patent #:	6864020	Issue Dt:	03/08/2005	Application #:	10328346	Filing Dt:	12/24/2002
Title:	CHROMELESS PHASE SHIFT MASK USING NON-LINEAR OPTICAL MATERIALS

Patent #:	6934782	Issue Dt:	08/23/2005	Application #:	10328462	Filing Dt:	12/23/2002
Publication #:	US20040123006	Pub Dt:	06/24/2004
Title:	PROCESS AND APPARATUS FOR MANAGING USE OF A PERIPHERAL BUS AMONG A PLURALITY OF CONTROLLERS

Patent #:	6877082	Issue Dt:	04/05/2005	Application #:	10328568	Filing Dt:	12/23/2002
Title:	CENTRAL PROCESSING UNIT INCLUDING ADDRESS GENERATION SYSTEM AND INSTRUCTION FETCH APPARATUS

Patent #:	6972217	Issue Dt:	12/06/2005	Application #:	10328614	Filing Dt:	12/23/2002
Title:	LOW K POLYMER E-BEAM PRINTABLE MECHANICAL SUPPORT

Patent #:	6912609	Issue Dt:	06/28/2005	Application #:	10328618	Filing Dt:	12/24/2002
Publication #:	US20040123005	Pub Dt:	06/24/2004
Title:	FOUR-PHASE HANDSHAKE ARBITRATION

Patent #:	6925588	Issue Dt:	08/02/2005	Application #:	10328699	Filing Dt:	12/23/2002
Publication #:	US20040123204	Pub Dt:	06/24/2004
Title:	METHODS AND APPARATUS FOR TESTING DATA LINES

Patent #:	6928591	Issue Dt:	08/09/2005	Application #:	10328700	Filing Dt:	12/23/2002
Publication #:	US20040128593	Pub Dt:	07/01/2004
Title:	FAULT REPAIR CONTROLLER FOR REDUNDANT MEMORY INTEGRATED CIRCUITS

Patent #:	7190714	Issue Dt:	03/13/2007	Application #:	10328719	Filing Dt:	12/23/2002
Publication #:	US20040119457	Pub Dt:	06/24/2004
Title:	PERIPHERAL DEVICE RECEIVER DETECTION IN A HIGH NOISE ENVIRONMENT

Patent #:	7305038	Issue Dt:	12/04/2007	Application #:	10328764	Filing Dt:	12/23/2002
Publication #:	US20040119495	Pub Dt:	06/24/2004
Title:	PERIPHERAL DEVICE RECEIVER DETECTION IN A HIGH NOISE ENVIRONMENT

Patent #:	8010061	Issue Dt:	08/30/2011	Application #:	10329119	Filing Dt:	12/24/2002
Publication #:	US20040123322	Pub Dt:	06/24/2004
Title:	COMBINING MULTIMEDIA SIGNALING AND WIRELESS NETWORK SIGNALING ON A COMMON COMMUNICATION MEDIUM

Patent #:	7313508	Issue Dt:	12/25/2007	Application #:	10330929	Filing Dt:	12/27/2002
Publication #:	US20040128118	Pub Dt:	07/01/2004
Title:	PROCESS WINDOW COMPLIANT CORRECTIONS OF DESIGN LAYOUT

Patent #:	6854103	Issue Dt:	02/08/2005	Application #:	10331521	Filing Dt:	12/30/2002
Publication #:	US20040128637	Pub Dt:	07/01/2004
Title:	APPARATUS AND METHOD FOR VISUALIZING AND ANALYZING RESISTANCE NETWORKS

Patent #:	6980917	Issue Dt:	12/27/2005	Application #:	10334430	Filing Dt:	12/30/2002
Publication #:	US20040128630	Pub Dt:	07/01/2004
Title:	OPTIMIZATION OF DIE YIELD IN A SILICON WAFER "SWEET SPOT"

Patent #:	6823502	Issue Dt:	11/23/2004	Application #:	10334568	Filing Dt:	12/31/2002
Publication #:	US20040128626	Pub Dt:	07/01/2004
Title:	PLACEMENT OF CONFIGURABLE INPUT/OUTPUT BUFFER STRUCTURES DURING DESIGN OF INTEGRATED CIRCUITS

Patent #:	6757885	Issue Dt:	06/29/2004	Application #:	10334570	Filing Dt:	12/31/2002
Publication #:	US20040128640	Pub Dt:	07/01/2004
Title:	LENGTH MATRIX GENERATOR FOR REGISTER TRANSFER LEVEL CODE

Patent #:	6848094	Issue Dt:	01/25/2005	Application #:	10334731	Filing Dt:	12/31/2002
Publication #:	US20040128632	Pub Dt:	07/01/2004
Title:	NETLIST REDUNDANCY DETECTION AND GLOBAL SIMPLIFICATION

Patent #:	6907588	Issue Dt:	06/14/2005	Application #:	10334743	Filing Dt:	12/31/2002
Publication #:	US20040128639	Pub Dt:	07/01/2004
Title:	CONGESTION ESTIMATION FOR REGISTER TRANSFER LEVEL CODE

Patent #:	6812158	Issue Dt:	11/02/2004	Application #:	10335177	Filing Dt:	12/31/2002
Title:	MODULAR GROWTH OF MULTIPLE GATE OXIDES

Patent #:	6886147	Issue Dt:	04/26/2005	Application #:	10335312	Filing Dt:	12/31/2002
Publication #:	US20040128634	Pub Dt:	07/01/2004
Title:	METHOD, SYSTEM, AND PRODUCT FOR ACHIEVING OPTIMAL TIMING IN A DATA PATH THAT INCLUDES VARIABLE DELAY LINES AND COUPLED ENDPOINTS

Patent #:	7055113	Issue Dt:	05/30/2006	Application #:	10335360	Filing Dt:	12/31/2002
Publication #:	US20040128641	Pub Dt:	07/01/2004
Title:	SIMPLIFIED PROCESS TO DESIGN INTEGRATED CIRCUITS

Patent #:	7014957	Issue Dt:	03/21/2006	Application #:	10335470	Filing Dt:	12/31/2002
Title:	INTERCONNECT ROUTING USING PARALLEL LINES AND METHOD OF MANUFACTURE

Patent #:	7005873	Issue Dt:	02/28/2006	Application #:	10335540	Filing Dt:	12/31/2002
Publication #:	US20040128600	Pub Dt:	07/01/2004
Title:	BUILT-IN SELF-TEST HIERARCHY FOR AN INTEGRATED CIRCUIT

Patent #:	6891361	Issue Dt:	05/10/2005	Application #:	10335555	Filing Dt:	12/31/2002
Publication #:	US20040124827	Pub Dt:	07/01/2004
Title:	AUTOMATIC GAIN CONTROL (AGC) LOOP FOR CHARACTERIZING CONTINUOUS-TIME OR DISCRETE-TIME CIRCUITRY GAIN RESPONSE ACROSS FREQUENCY

Patent #:	6747349	Issue Dt:	06/08/2004	Application #:	10335649	Filing Dt:	12/31/2002
Publication #:	US20040124521	Pub Dt:	07/01/2004
Title:	TERMINATION RING FOR INTEGRATED CIRCUIT

Patent #:	7657222	Issue Dt:	02/02/2010	Application #:	10336013	Filing Dt:	01/02/2003
Publication #:	US20040132403	Pub Dt:	07/08/2004
Title:	WIRELESS CABLE NETWORKING GATEWAY AND WI-FI SYSTEM INCORPORATING THE SAME

Patent #:	7028233	Issue Dt:	04/11/2006	Application #:	10337076	Filing Dt:	01/03/2003
Publication #:	US20040133835	Pub Dt:	07/08/2004
Title:	CHARACTERISTIC IMAGE OF ELECTRICAL DATA BUS

Patent #:	6799227	Issue Dt:	09/28/2004	Application #:	10337080	Filing Dt:	01/06/2003
Publication #:	US20040133710	Pub Dt:	07/08/2004
Title:	DYNAMIC CONFIGURATION OF A TIME DIVISION MULTIPLEXING PORT AND ASSOCIATED DIRECT MEMORY ACCESS CONTROLLER

Patent #:	7292594	Issue Dt:	11/06/2007	Application #:	10339796	Filing Dt:	01/09/2003
Publication #:	US20030227932	Pub Dt:	12/11/2003
Title:	WEIGHTED FAIR SHARE SCHEDULER FOR LARGE INPUT-BUFFERED HIGH-SPEED CROSS-POINT PACKET/CELL SWITCHES

Patent #:	6898770	Issue Dt:	05/24/2005	Application #:	10339821	Filing Dt:	01/09/2003
Publication #:	US20040139408	Pub Dt:	07/15/2004
Title:	SPLIT AND MERGE DESIGN FLOW CONCEPT FOR FAST TURNAROUND TIME OF CIRCUIT LAYOUT DESIGN

Patent #:	6781228	Issue Dt:	08/24/2004	Application #:	10339844	Filing Dt:	01/10/2003
Publication #:	US20040135263	Pub Dt:	07/15/2004
Title:	DONUT POWER MESH SCHEME FOR FLIP CHIP PACKAGE

Patent #:	7023067	Issue Dt:	04/04/2006	Application #:	10341082	Filing Dt:	01/13/2003
Publication #:	US20040135223	Pub Dt:	07/15/2004
Title:	BOND PAD DESIGN

Patent #:	6934929	Issue Dt:	08/23/2005	Application #:	10341119	Filing Dt:	01/13/2003
Publication #:	US20040139420	Pub Dt:	07/15/2004
Title:	METHOD FOR IMPROVING OPC MODELING

Patent #:	7349387	Issue Dt:	03/25/2008	Application #:	10341546	Filing Dt:	01/13/2003
Publication #:	US20040062228	Pub Dt:	04/01/2004
Title:	DIGITAL CROSS-CONNECT

Patent #:	6771111	Issue Dt:	08/03/2004	Application #:	10341963	Filing Dt:	01/13/2002
Publication #:	US20030132795	Pub Dt:	07/17/2003
Title:	PRECISION ANALOG EXPONENTIATION CIRCUIT AND METHOD

Patent #:	7092462	Issue Dt:	08/15/2006	Application #:	10342153	Filing Dt:	01/14/2003
Publication #:	US20040136477	Pub Dt:	07/15/2004
Title:	ASYNCHRONOUS SERVO RRO DETECTION EMPLOYING INTERPOLATION

Patent #:	6801437	Issue Dt:	10/05/2004	Application #:	10347759	Filing Dt:	01/21/2003
Publication #:	US20040142556	Pub Dt:	07/22/2004
Title:	ELECTRONIC ORGANIC SUBSTRATE

Patent #:	7558220	Issue Dt:	07/07/2009	Application #:	10348244	Filing Dt:	01/21/2003
Publication #:	US20030142654	Pub Dt:	07/31/2003
Title:	METHOD AND DEVICE FOR PROVIDING A COMMUNICATION SESSION

Patent #:	7213043	Issue Dt:	05/01/2007	Application #:	10348538	Filing Dt:	01/21/2003
Publication #:	US20040143619	Pub Dt:	07/22/2004
Title:	SPARCE-REDUNDANT FIXED POINT ARITHMETIC MODULES

Patent #:	7099400	Issue Dt:	08/29/2006	Application #:	10348877	Filing Dt:	01/22/2003
Publication #:	US20040141567	Pub Dt:	07/22/2004
Title:	MULTI-LEVEL PULSE AMPLITUDE MODULATION RECEIVER

Patent #:	7313030	Issue Dt:	12/25/2007	Application #:	10349055	Filing Dt:	01/22/2003
Publication #:	US20030142556	Pub Dt:	07/31/2003
Title:	DIFFERENTIAL FLASH MEMORY PROGRAMMING TECHNIQUE

Patent #:	6817004	Issue Dt:	11/09/2004	Application #:	10349564	Filing Dt:	01/22/2003
Publication #:	US20040143809	Pub Dt:	07/22/2004
Title:	NET SEGMENT ANALYZER FOR CHIP CAD LAYOUT

Patent #:	7039855	Issue Dt:	05/02/2006	Application #:	10349664	Filing Dt:	01/22/2003
Publication #:	US20040153955	Pub Dt:	08/05/2004
Title:	DECISION FUNCTION GENERATOR FOR A VITERBI DECODER

Patent #:	6951000	Issue Dt:	09/27/2005	Application #:	10349770	Filing Dt:	01/22/2003
Publication #:	US20040143803	Pub Dt:	07/22/2004
Title:	SIMULATED VOLTAGE CONTRAST IMAGE GENERATOR AND COMPARATOR

Patent #:	6661705	Issue Dt:	12/09/2003	Application #:	10351113	Filing Dt:	01/24/2003
Title:	LOW VOLTAGE FLASH EEPROM MEMORY CELL WITH IMPROVED DATA RETENTION

100

Patent #:	7277493	Issue Dt:	10/02/2007	Application #:	10352669	Filing Dt:	01/28/2003
Publication #:	US20040146123	Pub Dt:	07/29/2004
Title:	EQUALIZATION IN ORTHOGONAL FREQUENCY DOMAIN MULTIPLEXING

Assignor

DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT

Exec Dt:

02/01/2016

Assignees

LSI CORPORATION

1320 RIDDER PARK DRIVE

SAN JOSE, CALIFORNIA 95131

AGERE SYSTEMS LLC

1110 AMERICAN PARKWAY NE

ALLENTOWN, PENNSYLVANIA 18109

Correspondence name and address
	LATHAM & WATKINS LLP
	650 TOWN CENTER DRIVE, SUITE 2000
	COSTA MESA, CA 92626

Search Results as of: 05/11/2024 03:57 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6