|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10635276
|
Filing Dt:
|
08/06/2003
|
Title:
|
SUBSTRATE VOLTAGE CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
10636429
|
Filing Dt:
|
08/07/2003
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR DISCRIMINATING RADAR TRANSMISSIONS FROM WIRELESS NETWORK TRANSMISSIONS AND WIRELESS NETWORK HAVING RADAR-AVOIDANCE CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10637385
|
Filing Dt:
|
08/08/2003
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
METHOD TO IMPROVE THE CONTROL OF ELECTRO-POLISHING BY USE OF A PLATING ELECTRODE AN ELECTROLYTE BATH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10637953
|
Filing Dt:
|
08/07/2003
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
PARALLELIZED DYNAMIC HUFFMAN DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10638248
|
Filing Dt:
|
08/08/2003
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
HIGH-DENSITY INTER-DIE INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10638663
|
Filing Dt:
|
08/11/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
MANAGEMENT OF FRAME BURSTING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10638772
|
Filing Dt:
|
08/11/2003
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
MULTI CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10639338
|
Filing Dt:
|
08/12/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
REDUCED COMPLEXITY EFFICIENT BINARIZATION METHOD AND/OR CIRCUIT FOR MOTION VECTOR RESIDUALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10639701
|
Filing Dt:
|
08/12/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
STATIC TIMING ANALYSIS APPROACH FOR MULTI-CLOCK DOMAIN DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10640738
|
Filing Dt:
|
08/13/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
METHOD OF ROUTING A REDISTRIBUTION LAYER TRACE IN AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10640778
|
Filing Dt:
|
08/13/2003
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
METHOD OF DETECTING SPATIALLY CORRELATED VARIATIONS IN A PARAMETER OF AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10641768
|
Filing Dt:
|
08/14/2003
|
Title:
|
METHOD AND STRUCTURE FOR CREATING ULTRA LOW RESISTANCE DAMASCENE COPPER WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10641799
|
Filing Dt:
|
08/15/2003
|
Title:
|
SYSTEM FOR YIELD ENHANCEMENT IN PROGRAMMABLE LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10642706
|
Filing Dt:
|
08/18/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
INSULATED BONDING WIRE TOOL FOR MICROELECTRONIC PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10642954
|
Filing Dt:
|
08/18/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
METHODS AND SYSTEMS FOR END-TO-END DATA PROTECTION IN A MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
10643005
|
Filing Dt:
|
08/18/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR FREQUENCY OFFSET CONTROL OF ETHERNET PACKETS OVER A TRANSPORT NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10643123
|
Filing Dt:
|
08/18/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
METHOD AND APPARATUS USING AN ON-CHIP RING OSCILLATOR FOR CHIP IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10643463
|
Filing Dt:
|
08/19/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
TYPE CONFIGURABLE MEMORY METHODOLOGY FOR USE WITH METAL PROGRAMMABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10643687
|
Filing Dt:
|
08/19/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
HIGH-K DIELECTRIC GATE MATERIAL UNIQUELY FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
10644116
|
Filing Dt:
|
08/20/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
WHOLE-WAFER PHOTOEMISSION ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10644362
|
Filing Dt:
|
08/20/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
SPECTRUM PROFILE CONTROL FOR A PLL AND THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10644702
|
Filing Dt:
|
08/20/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
SYMBOL TIMING FOR MIMO OFDM AND OTHER WIRELESS COMMUNICATION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
10645961
|
Filing Dt:
|
08/22/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
DEDICATED LOCAL INTERNET RADIO
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10646535
|
Filing Dt:
|
08/22/2003
|
Title:
|
SYSTEM AND METHOD FOR EFFICIENTLY TESTING A LARGE RANDOM ACCESS MEMORY SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10646570
|
Filing Dt:
|
08/22/2003
|
Title:
|
MICROCHANNEL FORMATION FOR FUSES, INTERCONNECTS, CAPACITORS, AND INDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10646997
|
Filing Dt:
|
08/22/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
A SPIRAL INDUCTOR FORMED IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10647993
|
Filing Dt:
|
08/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
SHARING FUSE BLOCKS BETWEEN MEMORIES IN HARD-BISR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10648038
|
Filing Dt:
|
08/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
MEMORY MAPPING FOR PARALLEL TURBO DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10648054
|
Filing Dt:
|
08/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
MULTI-LAYER STAGGERED POWER BUS LAYOUT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10648602
|
Filing Dt:
|
08/25/2003
|
Title:
|
FORMING COPPER INTERCONNECTS WITH SN COATINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10648967
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
MEMORY WINDOW MANAGER FOR CONTROL STRUCTURE ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10649140
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
METHOD OF MAKING ULTRA THIN BODY VERTICAL REPLACEMENT GATE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10649215
|
Filing Dt:
|
08/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
METHODOLOGY FOR GENERATING A MODIFIED VIEW OF A CIRCUIT LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10650192
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
DESIGN AND USE OF A SPACER CELL TO SUPPORT RECONFIGURABLE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10650296
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
METHOD OF CLOCK DRIVEN CELL PLACEMENT AND CLOCK TREE SYNTHESIS FOR INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10650395
|
Filing Dt:
|
08/28/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
HIGH QUALITY FACTOR SPIRAL INDUCTOR THAT UTILIZES ACTIVE NEGATIVE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10651742
|
Filing Dt:
|
08/29/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
METHODS AND STRUCTURE FOR PCI BUS BROADCAST USING DEVICE ID MESSAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10652007
|
Filing Dt:
|
08/29/2003
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
LOW DIELECTRIC CONSTANT FLUORINE AND CARBON-CONTAINING SILICON OXIDE DIELECTRIC MATERIAL CHARACTERIZED BY IMPROVED RESISTANCE TO OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10652369
|
Filing Dt:
|
08/29/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
VOLTAGE CONTRAST MONITOR FOR INTEGRATED CIRCUIT DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10652453
|
Filing Dt:
|
08/29/2003
|
Title:
|
BONDING PAD ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10653588
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
WIDELY TUNEABLE AND FULLY DIFFERENTIAL LC OSCILLATOR UTILIZING AN ACTIVE INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10653593
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
WIDELY TUNABLE RING OSCILLATOR UTILIZING ACTIVE NEGATIVE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10653630
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
ADAPTIVE LOOP BANDWIDTH CIRCUIT FOR A PLL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10654520
|
Filing Dt:
|
08/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
VARIABLE GAIN CURRENT FEEDBACK AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10655050
|
Filing Dt:
|
09/04/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
PHASE-SHIFTING MASK AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10655053
|
Filing Dt:
|
09/03/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
RECONFIGURABLE MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10655191
|
Filing Dt:
|
09/04/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
CONTROLLER ARCHITECTURE FOR MEMORY MAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10656195
|
Filing Dt:
|
09/04/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
DATA STREAM FREQUENCY REDUCTION AND/OR PHASE SHIFT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10658017
|
Filing Dt:
|
09/08/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
METHOD OF TRANSLATING A NET DESCRIPTION OF AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10658168
|
Filing Dt:
|
09/08/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
METHOD OF QUALIFYING A PROCESS TOOL WITH WAFER DEFECT MAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10659134
|
Filing Dt:
|
09/10/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
APPARATUS AND METHOD OF MANUFACTURE FOR INTEGRATED CIRCUIT AND CMOS DEVICE INCLUDING EPITAXIALLY GROWN DIELECTRIC ON SILICON CARBIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10659138
|
Filing Dt:
|
09/10/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
FIRST TIME SILICON AND PROTO TEST CELL NOTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
10660888
|
Filing Dt:
|
09/12/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
STORAGE RECOVERY USING A DELTA LOG
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10661013
|
Filing Dt:
|
09/12/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
WAFER EDGE INSPECTION DATA GATHERING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10662188
|
Filing Dt:
|
09/15/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
METAL PROGRAMMABLE PHASE-LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
10663218
|
Filing Dt:
|
09/15/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
METHOD OF ISOLATING SOURCES OF VARIANCE IN PARAMETRIC DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10664137
|
Filing Dt:
|
09/17/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
CUSTOM CLOCK INTERCONNECTS ON A STANDARDIZED SILICON PLATFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
10664636
|
Filing Dt:
|
09/19/2003
|
Title:
|
USER INTERFACE SOFTWARE DEVELOPMENT TOOL AND METHOD FOR ENHANCING THE SEQUENCING OF
INSTRUCTIONS WITHIN A SUPERSCALAR MICROPROCESSOR PIPELINE BY DISPLAYING AND MANIPULATING INSTRUCTIONS IN THE PIPELINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
10665607
|
Filing Dt:
|
09/19/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
MOBILE TELEPHONE-BASED SYSTEM AND METHOD FOR AUTOMATED DATA INPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10665927
|
Filing Dt:
|
09/17/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
METHOD OF NOISE ANALYSIS AND CORRECTION OF NOISE VIOLATIONS FOR AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10667010
|
Filing Dt:
|
09/19/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
TEST SCHEDULE ESTIMATOR FOR LEGACY BUILDS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10667812
|
Filing Dt:
|
09/22/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
METHOD FOR OPTIMIZING EXECUTION TIME OF PARALLEL PROCESSOR PROGRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10667911
|
Filing Dt:
|
09/22/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
DEVICE FOR SIMULTANEOUS DISPLAY OF VIDEO AT TWO RESOLUTIONS WITH DIFFERENT FRACTIONS OF ACTIVE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10667948
|
Filing Dt:
|
09/22/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
METHOD AND/OR APPARATUS FOR REDUCING THE COMPLEXITY OF NON-REFERENCE FRAME ENCODING USING SELECTIVE RECONSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10668021
|
Filing Dt:
|
09/22/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
PAD CONDITIONER SETUP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
10668544
|
Filing Dt:
|
09/23/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
Method and apparatus for automatic determination of optimal user device location in a wireless network
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10668875
|
Filing Dt:
|
09/23/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
HIGH PERFORMANCE VOLTAGE CONTROL DIFFUSION RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10669398
|
Filing Dt:
|
09/24/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
HIGH DOPANT CONENTRATION DIFFUSED RESISTOR AND METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10669930
|
Filing Dt:
|
09/24/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
MULTI-STANDARD VARIABLE BLOCK SIZE MOTION ESTIMATION PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
10670747
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR RATE FALLBACK IN A WIRELESS COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10671352
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
DIGITAL PROGRAMMABLE DELAY SCHEME WITH AUTOMATIC CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10672125
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING VOLTAGE-DOWN CIRCUIT REGULATOR AND CHARGE SHARING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
10672390
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
Systems and methods for configuring ports of an SAS domain
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10672495
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
PACKAGED INTEGRATED CIRCUIT PROVIDING TRACE ACCESS TO HIGH-SPEED LEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10672538
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
ROUTING FOR REDUCING IMPEDANCE DISTORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
10672656
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR WIRELESS COMMUNICATION WITH AN INTEGRATED CIRCUIT UNDER EVALUATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
10672657
|
Filing Dt:
|
09/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETECTING A COLLISION IN A CARRIER SENSE MULTIPLE ACCESS WIRELESS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10672752
|
Filing Dt:
|
09/25/2003
|
Title:
|
METHOD AND SYSTEM FOR DECODING BIPHASE-MARK ENCODED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10673703
|
Filing Dt:
|
09/29/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHODS AND APPARATUS FOR DETERMINING PAD HEIGHT FOR A WIRE-BONDING OPERATION IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10673721
|
Filing Dt:
|
09/29/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
FUNCTIONALITY BASED PACKAGE DESIGN FOR INTEGRATED CIRCUIT BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10674165
|
Filing Dt:
|
09/29/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
SINGLE VCO/LOOP FILTER TO CONTROL A WOBBLE AND READ CIRCUIT OF A DVD AND/OR CD RECORDER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10675092
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROCESSING A LOOP OF INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10675195
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
LOW-LOSS PRINTED CIRCUIT BOARD ANTENNA STRUCTURE AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
10675258
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
ALUMINUM PAD POWER BUS AND SIGNAL ROUTING FOR INTEGRATED CIRCUIT DEVICES UTILIZING COPPER TECHNOLOGY INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10675259
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD FOR CONTROLLING TRENCH DEPTH IN SHALLOW TRENCH ISOLATION FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10675260
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
REINFORCED BOND PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10675263
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
SELECTIVE ISOTROPIC ETCH FOR TITANIUM-BASED MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10675397
|
Filing Dt:
|
09/30/2003
|
Title:
|
METHOD AND CIRCUITRY FOR PRESERVING A LOGIC STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10675432
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR REDUCING POWER CONSUMPTION IN A CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10675555
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR USING COBALT SILICIDED POLYCRYSTALLINE SILICON FOR A ONE TIME PROGRAMMABLE NON-VOLATILE SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10675569
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
BYPASS LOOP GAS FLOW CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10675571
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR PROGRAMMING A ONE-TIME PROGRAMMABLE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10675572
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
REAL-TIME GATE ETCH CRITICAL DIMENSION CONTROL BY OXYGEN MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
10675575
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
IN-SITU REMOVAL OF SURFACE IMPURITIES PRIOR TO ARSENIC-DOPED POLYSILICON DEPOSITION IN THE FABRICATION OF A HETEROJUNCTION BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10675581
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
ALTERNATING PULSE DUAL-BEAM APPARATUS, METHODS AND SYSTEMS FOR VOLTAGE CONTRAST BEHAVIOR ASSESSMENT OF MICROCIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10675633
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METAL-OXIDE-SEMICONDUCTOR DEVICE INCLUDING A BURIED LIGHTLY-DOPED DRAIN REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10675716
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
PROCESSOR WITH INPUT DATA BLOCK DISCARD MECHANISM FOR USE IN AN OVERSUBSCRIPTION CONDITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10675717
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
PROCESSOR WITH MULTIPLE LINKED LIST STORAGE FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
10675718
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
PROCESSOR WITH CONTINUITY CHECK CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10676560
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
DETECTION OF RECORDED DATA EMPLOYING INTERPOLATION WITH GAIN COMPENSATION
|
|