|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
10718824
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
REFLECTIVITY OPTIMIZATION FOR MULTILAYER STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10718829
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
ANALYSIS OF INTEGRATED CIRCUITS FOR HIGH FREQUENCY PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10718937
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
SYSTEM FOR IMPROVING PCI WRITE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10719193
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH CONTROLLABLE TEST ACCESS TO INTERNAL ANALOG SIGNAL PADS OF AN AREA ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10719195
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
METAL-OXIDE-SEMICONDUCTOR DEVICE FORMED IN SILICON-ON-INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10719393
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
PROCESS AND APPARATUS FOR PLACEMENT OF MEGACELLS IN ICS DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
10719645
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
LONG HOLD TIME SAMPLE AND HOLD CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
10719655
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
MAGNETIC STORAGE WRITE HEADS USING MICRO-ELECTRO MECHANICAL SHUTTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10719787
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR FINDING OPTIMAL UNIFICATION SUBSTITUTION FOR FORMULAS IN TECHNOLOGY LIBRARY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10719878
|
Filing Dt:
|
11/21/2003
|
Title:
|
DEVICE AND METHOD FOR USING A LESSENED LOAD TO MEASURE SIGNAL SKEW AT THE OUTPUT OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10720360
|
Filing Dt:
|
11/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
METHOD AND/OR CIRCUIT FOR IMPLEMENTING A ZOOM IN A VIDEO SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10720783
|
Filing Dt:
|
11/24/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
GRAPHICAL SYMBOLS FOR H.264 BITSTREAM SYNTAX ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10721126
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
MASK LAYER AND DUAL DAMASCENE INTERCONNECT STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10721843
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
PROGRAMMABLE PHASE-LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10721971
|
Filing Dt:
|
11/24/2003
|
Title:
|
METHOD FOR CREATING BARRIER LAYERS FOR COPPER DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
10722100
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
VECTOR INDEXED MEMORY UNIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10722343
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
REDUCING INTERFERENCE BETWEEN DIFFERENT COMMUNICATION SYSTEMS SHARING A COMMON WIRELESS TRANSMISSION MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
10722652
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
METHODS AND APPARATUS FOR INTEGRATED CIRCUIT DEVICE POWER DISTRIBUTION VIA INTERNAL WIRE BONDS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10722686
|
Filing Dt:
|
11/24/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SELF-TIMED SCAN CIRCUIT FOR ASIC FAULT TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
10722933
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
PROCESSOR WITH SCHEDULER ARCHITECTURE SUPPORTING MULTIPLE DISTINCT SCHEDULING ALGORITHMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
10723150
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
ACCESS CONTROL LIST CONSTRUCTED AS A TREE OF MATCHING TABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
10723160
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
DIRECTED GRAPH APPROACH FOR CONSTRUCTING A TREE REPRESENTATION OF AN ACCESS CONTROL LIST
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10723547
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
VERTICAL REPLACEMENT-GATE JUNCTION FIELD-EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10723701
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
CONTACT RESISTANCE DEVICE FOR IMPROVED PROCESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10724506
|
Filing Dt:
|
11/29/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
HIGH-SPEED/LOW POWER FINITE IMPULSE RESPONSE FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
10724851
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
Title:
|
PROCESS AND APPARATUS FOR ABSTRACTING IC DESIGN FILES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10724996
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
INTEGRATED CIRCUITS, AND DESIGN AND MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10725638
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
CUSTOMIZABLE DEVELOPMENT AND DEMONSTRATION PLATFORM FOR STRUCTURED ASICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10725727
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIGITAL SAMPLE RATE CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
10725743
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
COMMERCIAL DETECTION SUPPRESSOR WITH INACTIVE VIDEO MODIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10727474
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING OF INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10727719
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR CHARACTERIZING SHARED CONTACTS IN HIGH-DENSITY SRAM CELL DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10728036
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD OF GENERATING AN EFFICIENT STUCK-AT FAULT AND TRANSITION DELAY FAULT TRUNCATED SCAN TEST PATTERN FOR AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
10728492
|
Filing Dt:
|
12/05/2003
|
Title:
|
LOW POWER MEMORY CONTROLLER WITH LEADED DOUBLE DATA RATE DRAM PACKAGE ARRANGED ON A TWO LAYER PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10728574
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD, APPARATUS, AND PROGRAM FOR IMPROVING DATA MIRRORING PERFORMANCE IN A SCSI TOPOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
10729050
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
BASEBAND VIDEO SIGNALING FOR SET-TOP BOX LOCAL LOOP CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10729110
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
SINGLE ENGINE TURBO DECODER WITH SINGLE FRAME SIZE BUFFER FOR INTERLEAVING/DEINTERLEAVING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10730154
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
ALTERNATE NON-VOLATILE MEMORY FOR ROBUST I/O
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10730337
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
TERMINATION ENABLE: HARDWARE AND SOFTWARE CONTROLLED ENABLE WITH DETECT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10730554
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
HIGH PERFORMANCE DIODE IMPLANTED VOLTAGE CONTROLLED P-TYPE DIFFUSION RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10731534
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
PARALLEL BUS DEBUGGING TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
10731591
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD FOR ACTIVATION AND DEACTIVATION OF INFREQUENTLY CHANGING SEQUENCE AND PICTURE PARAMETER SETS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10732083
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING FRAME BUFFER SIZE IN GRAPHICS SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10732135
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
CO-LOCATED MOTION VECTOR STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10732137
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
COMPUTATIONAL REDUCTION IN MOTION ESTIMATION BASED ON LOWER BOUND OF COST FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
10732395
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
CELL-BASED METHOD FOR CREATING SLOTTED METAL IN SEMICONDUCTOR DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10733034
|
Filing Dt:
|
12/11/2003
|
Title:
|
METHOD OF FABRICATING AN INTEGRAL CAPACITOR AND GATE TRANSISTOR HAVING NITRIDE AND OXIDE POLISH STOP LAYERS USING CHEMICAL MECHANICAL POLISHING ELIMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10733546
|
Filing Dt:
|
12/11/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
PCI VALIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10733751
|
Filing Dt:
|
12/11/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
METHOD AND/OR APPARATUS FOR PAGING TO A DYNAMIC MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
10736386
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD FOR CALCULATING HIGH-RESOLUTION WAFER PARAMETER PROFILES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10736935
|
Filing Dt:
|
12/16/2003
|
Title:
|
ACTIVE OPTICAL ALIGNMENT USING MEMS MIRRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10737604
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
OPTICAL DISK INITIALIZATION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10738761
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
INCORPORATING DOPANTS TO ENHANCE THE DIELECTRIC PROPERTIES OF METAL SILICATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10738810
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
AC COUPLING NETWORK WITH VARIABLE ATTENUATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10739388
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD FOR ACCURATE ESTIMATION OF NOISE FOR DATA MODEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10739460
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING FRAGMENTATION OF BOUNDARIES FOR OPTICAL PROXIMITY CORRECTION (OPC) PURPOSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10739701
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY REPAIR METHODOLOGY USING QUASI-NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10739742
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SOFTWARE-IMPLEMENTED GROUPING TECHNIQUES FOR USE IN A SUPERSCALAR DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
10739829
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
LOW COMPLEXITY TRANSCODING BETWEEN VIDEOSTREAMS USING DIFFERENT ENTROPY CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10740284
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR MAPPING LOGICAL COMPONENTS TO PHYSICAL LOCATIONS IN AN INTEGRATED CIRCUIT DESIGN ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10740359
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
GRADIENT METHOD OF MASK EDGE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10740600
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
MICRO-LENS ARRAY AND METHOD OF MAKING MICRO-LENS ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10741155
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
STRUCTURE AND METHOD FOR BONDING TO COPPER INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10741319
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR MAINTAINING A RUNNING COUNT OF EVENTS UPDATED BY TWO ASYNCHRONOUS PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
10743595
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
POWER MANAGEMENT METHOD FOR CREATING DELIVER OPPORTUNITIES IN A WIRELESS COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10743957
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ASSESSING TIMING OF PCI SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10744363
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
EMBEDDED REDISTRIBUTION INTERPOSER FOR FOOTPRINT COMPATIBLE CHIP PACKAGE CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10744563
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METAL-OXIDE-SEMICONDUCTOR DEVICE HAVING INTEGRATED BIAS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10744693
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR VIDEO DEINTERLACING AND FORMAT CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10744729
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR VIDEO DEINTERLACING AND FORMAT CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10744798
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORIES (CAMS) BASED ON A BINARY CAM AND HAVING AT LEAST THREE STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10744801
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
REFERENCE COMPENSATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
10745882
|
Filing Dt:
|
12/26/2003
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR AUTOMATIC TRANSMIT POWER VARIATION IN A WIRELESS COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10746153
|
Filing Dt:
|
12/24/2003
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
PACKET SUB-FRAME STRUCTURE FOR SELECTIVE ACKNOWLEDGMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
10746808
|
Filing Dt:
|
12/24/2003
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
NETWORK-BASED DATA DISTRIBUTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
10746824
|
Filing Dt:
|
12/24/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
ELECTRICAL DEVICES HAVING ADJUSTABLE ELECTRICAL CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10746848
|
Filing Dt:
|
12/26/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
SINGLE LAYER CONFIGURABLE LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10748065
|
Filing Dt:
|
12/29/2003
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR DEBUGGING SYSTEM-ON-CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10748068
|
Filing Dt:
|
12/29/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR DEBUGGING SYSTEM-ON-CHIPS USING SINGLE OR N-CYCLE STEPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10748378
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR GUARANTEEING DATA TRANSFER RATES AND DELAYS IN DATA PACKET NETWORKS USING GENERALIZED DISCRETE DATA TRANSFER RATE APPROACH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10750348
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
METHOD OF PREVENTING RESIST POISONING IN DUAL DAMASCENE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
10751534
|
Filing Dt:
|
01/06/2004
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
OC192 PEAK DETECT CIRCUIT HAVING LOW PARASITICS, HIGH DYNAMIC RANGE AND HIGH SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
10755144
|
Filing Dt:
|
01/08/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
SYSTEMS AND METHODS FOR IMPROVING NETWORK PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10755937
|
Filing Dt:
|
01/13/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
TUNING FILTERS HAVING TRANSCONDUCTOR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10757242
|
Filing Dt:
|
01/14/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
REJECTION CIRCUITRY FOR VARIABLE-GAIN AMPLIFIERS AND CONTINUOUS-TIME FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10757752
|
Filing Dt:
|
01/14/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
OPTIMIZED BOND OUT METHOD FOR FLIP CHIP WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10759162
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
MODERATE CURRENT 5V TOLERANT BUFFER USING A 2.5 VOLT POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10759253
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
HIGH CURRENT 5V TOLERANT BUFFER USING A 2.5 VOLT POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
10762100
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONSTRUCTING A MULTI-CHANNEL OUTPUT SIGNAL OR FOR GENERATING A DOWNMIX SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10762962
|
Filing Dt:
|
01/22/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
THIN FILM RESISTOR DEVICE AND A METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10764000
|
Filing Dt:
|
01/23/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING LEAKAGE CURRENT IN A READ ONLY MEMORY DEVICE USING TRANSISTOR BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10764150
|
Filing Dt:
|
01/23/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING LEAKAGE CURRENT IN A READ ONLY MEMORY DEVICE USING SHORTENED PRECHARGE PHASE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10764152
|
Filing Dt:
|
01/23/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING LEAKAGE CURRENT IN A READ ONLY MEMORY DEVICE USING PRE-CHARGED SUB-ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
10764205
|
Filing Dt:
|
01/23/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
FILE RECOVERY UNDER LINUX OPERATING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10765387
|
Filing Dt:
|
01/26/2004
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING SWITCHING NOISE IN DIGITAL-TO-ANALOG INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10767205
|
Filing Dt:
|
01/30/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
CROSS-FILL PATTERN FOR METAL FILL LEVELS, POWER SUPPLY FILTERING, AND ANALOG CIRUCIT SHIELDING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10767314
|
Filing Dt:
|
01/28/2004
|
Title:
|
METHOD AND APPARATUS FOR TESTING INTEGRATED CIRCUIT CORE MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10768558
|
Filing Dt:
|
01/29/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAPPING PLATFORM-BASED DESIGN TO MULTIPLE FOUNDRY PROCESSES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10768588
|
Filing Dt:
|
01/29/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
Method and apparatus for mapping platform-based design to multiple foundry processes
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
10768764
|
Filing Dt:
|
01/30/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
LINK LAYER DEVICE WITH NON-LINEAR POLLING OF MULTIPLE PHYSICAL LAYER DEVICE PORTS
|
|