|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08205423
|
Filing Dt:
|
03/04/1994
|
|
Title:
|
METHOD FOR CHEMICAL MECHANICAL POLISHING A SEMICONDUCTOR DEVICE USING SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08676771
|
Filing Dt:
|
07/08/1996
|
|
Title:
|
METHOD FOR ELECTRICALLY CONTACTING SEMICONDUCTOR DEVICES IN TRAYS AND TEST CONTACTOR USEFUL THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08799316
|
Filing Dt:
|
02/13/1997
|
|
Title:
|
DEVICE AND METHOD FOR ENHANCING THE VIEWING ANGLE OF A DISPLAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08801328
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE WITH A LOW K DIELECTRIC LAYER AND DEVICE MADE THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08802299
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
METHOD FOR FORMING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08804589
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
PROCESS FOR FABRICATING A SEMICONDUTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08808773
|
Filing Dt:
|
03/03/1997
|
|
Title:
|
MICROELECTRONIC ASSEMBLY WITH COLLAR SURROUNDING INTEGRATED CIRCUIT COMPONENT ON A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08815527
|
Filing Dt:
|
03/12/1997
|
|
Title:
|
MEMORY DEVICE WITH FAST WRITE RECOVERY AND RELATED WRITE RECOVERY METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
08816707
|
Filing Dt:
|
03/13/1997
|
|
Title:
|
ELECTRODE STRUCTURE FOR TRANSISTORS, NON-VOLATILE MEMORIES AND THE LIKE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
08829752
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
METHOD FOR DEPOSITING A DIFFUSION BARRIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
08844577
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
" METHODD OF TESTING A SEMICONDUCTOR DEVICE BY AUTOMATICALLY MEASURING PROBE TIP PARAMETERS"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08851236
|
Filing Dt:
|
05/05/1997
|
|
Title:
|
MULTIPLIER AND METHOD FOR MIXING SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08858756
|
Filing Dt:
|
05/19/1997
|
|
Title:
|
MICROELECTRONIC PACKAGE INCLUDING A POLYMER ENCAPSULATED DIE, AND METHOD FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08859963
|
Filing Dt:
|
05/21/1997
|
|
Title:
|
MEMORY CIRCUIT AND METHOD FOR SENSING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08862662
|
Filing Dt:
|
05/23/1997
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING POWER DISSIPATION IN A PRECHARGE/DISCHARGE MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08876461
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08876582
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
MICROELECTRONIC ASSEMBLY INCLUDING COLUMNAR INTERCONNECTIONS AND METHOD FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
08887166
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
INTEGRATED CIRCUIT AMPLIFIER AND METHOD OF ADAPTIVE OFFSET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08887692
|
Filing Dt:
|
07/03/1997
|
|
Title:
|
METHOD FOR FORMING A HIGH VOLTAGE GATE DIELECTRIC FOR USE IN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08888384
|
Filing Dt:
|
07/07/1997
|
|
Title:
|
SCAN BASED PATH DELAY TESTING OF INTEGRATED CIRCUITS CONTAINING EMBEDDED MEMORY ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
08895067
|
Filing Dt:
|
07/16/1997
|
|
Title:
|
APPARATUS AND METHOD FOR IMPLEMENTING VITERBI BUTTERFLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08900658
|
Filing Dt:
|
07/25/1997
|
|
Title:
|
LEADFRAME STRUCTURE HAVING MOVEABLE SUB-FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08901645
|
Filing Dt:
|
07/28/1997
|
|
Title:
|
FAST START-UP PROCESSOR CLOCK GENERATION METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08902009
|
Filing Dt:
|
07/29/1997
|
|
Title:
|
PIPELINED DUAL PORT INTEGRATED CIRCUIT MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08904029
|
Filing Dt:
|
07/31/1997
|
|
Title:
|
FAULT TOLERANT SERIAL ARBITRATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08905764
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ROUNDING IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08920656
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE BY DUV RESIST PATTERNING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08920840
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
ELECTRONIC COMPONENT ENCAPSULATED IN A GLASS TUBE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08926319
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
SENSING STRUCTURE COMPRISING A MOVABLE MASS AND A SELF-TEST STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
08931982
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08939397
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
METHOD OF BUILDING AN EPROM CELL WITHOUT DRAIN DISTRUB AND REDUCED SELECT GATE RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08942740
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
INTEGRATED CIRCUIT HAVING BUFFERING CIRCUITRY WITH SLEW RATE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
08944279
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
FAST SQUELCH CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08946148
|
Filing Dt:
|
10/07/1997
|
|
Title:
|
METHOD AND APPARATUS FOR SELECTING A REGISTER BANK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
08954130
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
APPARATUS USING A MULTIPLE INSTRUCTION REGISTER LOGARITHM BASED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08954190
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING (CMP) SLURRY FOR COPPER AND METHOD OF USE IN INTEGRATED CIRCUIT MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08963321
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD AND APPARATUS FOR AFFECTING SUBSEQUENT INSTRUCTION PROCESSING IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08963443
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD FOR FORMING SEMICONDUCTOR DEVICE INCLUDING A DUAL INLAID STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08963486
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING SYSTEM AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08980783
|
Filing Dt:
|
12/01/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SUB-CHIP-SCALE PACKAGE STRUCTURE AND METHOD FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08996000
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08997615
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A CAVITY AND NETHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08998367
|
Filing Dt:
|
12/24/1997
|
|
Title:
|
IMAGE REJECT TRANSCEIVER AND METHOD OF REJECTING AN IMAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08998562
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
ARITHMETIC LOGIC UNIT HAVING PRESHIFT AND PREROUND CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
08999274
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
COMPUTER SYSTEM WITH TRIGGER CONTROLLED INTERFACE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09002305
|
Filing Dt:
|
12/31/1997
|
|
Title:
|
METHOD AND CIRCUIT FOR IMAGE REJECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09002307
|
Filing Dt:
|
12/31/1997
|
|
Title:
|
FREQUENCY TRANSLATION CIRCUIT AND METHOD OF TRANSLATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
09016914
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
METHOD AND APPARATUS FOR AMPLIFYING A SIGNAL TO PRODUCE A LATCHED DIGITAL SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09024148
|
Filing Dt:
|
02/17/1998
|
|
Title:
|
METHOD OF PASSIVATING THE SURFACE OF A SI SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09032015
|
Filing Dt:
|
02/09/1998
|
|
Title:
|
DATA PROCESSING SYSTEM AND METHOD WHICH DETECT UNAUTHORIZED MEMORY ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09044852
|
Filing Dt:
|
03/20/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH A COPPER BARRIER LAYER AND FORMATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
09061953
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
SYNCHRONOUS PIPELINED BURST MEMORY AND METHOD FOR OPERATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09061958
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
DATA PROCESSING SYSTEM HAVING A PROTOCOL TIMER FOR AUTONOMOUSLY PROVIDING TIME BASED INTERRUPTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09061974
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ACCESS CENSORSHIP IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09062685
|
Filing Dt:
|
04/20/1998
|
|
Title:
|
CIRCUIT FOR USE IN A VITERBI DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09076992
|
Filing Dt:
|
05/13/1998
|
|
Title:
|
METHOD AND APPARATUS FOR ACCURATE SYNCHRONIZATION USING SYMBOL DECISION FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09080809
|
Filing Dt:
|
05/18/1998
|
|
Title:
|
METHOD FOR PROTECTING THE EDGE EXCLUSION OF A SEMICONDUCTOR WAFER FROM COPPER PLATING THROUGH USE OF AN EDGE EXCLUSION MASKING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09087699
|
Filing Dt:
|
06/01/1998
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES AND APPARATUS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09089721
|
Filing Dt:
|
06/03/1998
|
|
Title:
|
DYNAMIC BUS ARBITRATION PRIORITY AND TASK SWITCHING BASED ON SHARED MEMORY FULLNESS IN A MULTI-PROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09102092
|
Filing Dt:
|
06/22/1998
|
|
Title:
|
A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09103633
|
Filing Dt:
|
06/23/1998
|
|
Title:
|
PIPELINED DUAL PORT INTEGRATED CIRCUIT MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09104849
|
Filing Dt:
|
06/25/1998
|
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09110351
|
Filing Dt:
|
07/06/1998
|
|
Title:
|
METHOD AND APPARATUS FOR TRANSFERRING DATA OVER A PROCESSOR INTERFACE BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09110352
|
Filing Dt:
|
07/06/1998
|
|
Title:
|
METHOD OF FORMING AN ALIGNMENTMARK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09120580
|
Filing Dt:
|
07/22/1998
|
|
Title:
|
CIRCUIT AND METHOD OF CRYPTOGRAPHIC MULTIPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09120835
|
Filing Dt:
|
07/22/1998
|
|
Title:
|
CIRCUIT AND METHOD OF MODULO MULTIPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09124466
|
Filing Dt:
|
07/29/1998
|
|
Title:
|
METHOD AND APPARATUS FOR WRITING AN ERASABLE NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09124776
|
Filing Dt:
|
07/30/1998
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
METHOD OF MANUFACTURING ELECTRONIC COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09130174
|
Filing Dt:
|
08/06/1998
|
|
Title:
|
METHOD AND APPARATUS FOR ESTIMATING TIME-OF-ARRIVAL OF A SYNCHRONIZATION SIGNAL SENT SIMULTANEOUSLY FROM AT LEAST TWO NON-COLLOCATED TRANSMITTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09131515
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09134974
|
Filing Dt:
|
08/17/1998
|
|
Title:
|
METHOD FOR FORMING A CAPACITOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09170690
|
Filing Dt:
|
10/13/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
DATA PROCESSOR INSTRUCTION SYSTEM FOR GROUPING INSTRUCTIONS WITH OR WITHOUT A COMMON PREFIX AND DATA PROCESSING SYSTEM THAT USES TWO OR MORE INSTRUCTION GROUPING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09215932
|
Filing Dt:
|
12/18/1998
|
|
Title:
|
CHARGE PUMP CIRCUIT AND METHOD FOR GENERATING A BIAS VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09216703
|
Filing Dt:
|
12/21/1998
|
|
Title:
|
SENSING CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09259453
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
DYNAMIC SENSE AMPLIFIER IN A MEMORY CAPABLE OF LIMITING THE VOLTAGE SWING ON HIGH-CAPACITANCE GLOBAL DATA LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09263354
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
APPARATUS AND METHOD FOR ENCRYPTED INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09263544
|
Filing Dt:
|
03/08/1999
|
|
Title:
|
RADIO WITH HALTING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09263545
|
Filing Dt:
|
03/08/1999
|
|
Title:
|
RADIO WITH SYNCHRONIZATION APPARATUS AND METHOD THEREFORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09265199
|
Filing Dt:
|
03/10/1999
|
|
Title:
|
METHOD AND APPARATUS FOR MONITORING INPUT/OUTPUT ("I/O") PERFORMANCE IN I/O PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09277867
|
Filing Dt:
|
03/29/1999
|
|
Title:
|
RF MIXER CIRCUIT AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09285116
|
Filing Dt:
|
04/01/1999
|
|
Title:
|
DEMODULATION METHOD AND ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09289699
|
Filing Dt:
|
04/09/1999
|
|
Title:
|
METHOD AND APPARATUS FOR WRITING AN ERASABLE NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09304152
|
Filing Dt:
|
05/03/1999
|
|
Title:
|
MICROELECTRONIC PACKAGE INCLUDING A POLYMER ENCAPSULATED DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09308604
|
Filing Dt:
|
11/15/1999
|
|
Title:
|
ARRANGEMENT FOR ENCRYPTION/DECRYPTION OF DATA AND DATA CARRIER INCORPORATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09309383
|
Filing Dt:
|
05/10/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
ELECTRONIC CONTROL APPARATUS WITH MEMORY VALIDATION AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09335081
|
Filing Dt:
|
06/17/1999
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING EQUALISATION IN A RADIO RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09351742
|
Filing Dt:
|
07/08/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF OPERATING IT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09378942
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
ELECTRONIC ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09389781
|
Filing Dt:
|
09/03/1999
|
|
Title:
|
DUAL MODE RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09390007
|
Filing Dt:
|
09/03/1999
|
|
Title:
|
FRAME SYNCHRONIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09397313
|
Filing Dt:
|
09/16/1999
|
|
Title:
|
FOLDED SPRING BASED MICRO ELECTROMECHANICAL (MEM) RF SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09415493
|
Filing Dt:
|
10/12/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
|
Title:
|
INTEGRATED CIRCUIT HAVING A BALANCED TWIST FOR DIFFERENTIAL SIGNAL LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09425469
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
METHOD AND APPARATUS FOR AFFECTING SUBSEQUENT INSTRUCTION PROCESSING IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09426009
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
DIRECT MEMORY ACCESS CONTROLLER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09426671
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
METHOD FOR FREQUENCY TRANSLATION AND FREQUENCY TRANSLATION CIRCUIT EMPLOYING A SINGLE MIXER CIRCUIT CAPABLE OF DUAL BAND OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09426982
|
Filing Dt:
|
10/26/1999
|
|
Title:
|
FINE PITCH BUMPING WITH IMPROVED DEVICE STANDOFF AND BUMP VOLUME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
09438288
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
Chip rate base band receiver processor which receives digital information containing symbol information
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09440999
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
NOISE REDUCTION AND RANGE CONTROL FOR AN AM/FM DUAL RADIO SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09441024
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
IMPULSE NOISE BLANKER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09441249
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
COMMON INTERMEDIATE FREQUENCY BROADCAST RADIO FRONT END
|
|
