|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09967216
|
Filing Dt:
|
09/29/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR THE CORRECTION OF OPTICAL SIGNAL WAVE FRONT DISTORTION USING ADAPTIVE OPTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09967435
|
Filing Dt:
|
09/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
CONTROL OF SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
09968008
|
Filing Dt:
|
10/02/2001
|
Title:
|
INTEGRATED CIRCUIT DESIGN SYSTEM AND METHOD FOR REDUCING AND AVOIDING CROSSTALK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
09968009
|
Filing Dt:
|
10/02/2001
|
Title:
|
INTERGRATED DESIGN SYSTEM AND METHOD FOR REDUCING AND AVOIDING CROSSTALK
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09968234
|
Filing Dt:
|
09/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
VERTICAL REPLACEMENT-GATE SILICON-ON-INSULATOR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09968243
|
Filing Dt:
|
09/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR MONITORING IN-LINE COPPER CONTAMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09968286
|
Filing Dt:
|
10/01/2001
|
Title:
|
DIE POWER DISTRIBUTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09968378
|
Filing Dt:
|
10/01/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
PRECISELY CONFIGURING OPTICAL FIBERS AND OTHER OPTICAL ELEMENTS USING AN APERTURED WAFER POSITIONER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09968574
|
Filing Dt:
|
10/01/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
COMPONENT FOR FORMING VERTICALLY STANDING WAVES OF A WAVELENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09968944
|
Filing Dt:
|
10/02/2001
|
Title:
|
METHOD OF MAKING INTERCONNECT STRUCTURE INCLUDING DIAMOND BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
09969377
|
Filing Dt:
|
10/02/2001
|
Title:
|
IO BASED EMBEDDED PROCESSOR CLOCK SPEED CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09969432
|
Filing Dt:
|
10/01/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
MICROCAP WAFER-LEVEL PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
09969941
|
Filing Dt:
|
10/02/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
INTEGRATED CIRCUIT ARCHITECTURE FOR PROGRAMMABLE WIRELESS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
09970074
|
Filing Dt:
|
10/02/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
TRIMMED INTEGRATED CIRCUITS WITH FUSE CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09970392
|
Filing Dt:
|
10/03/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
LATENT DEFECT CLASSIFICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09971329
|
Filing Dt:
|
10/04/2001
|
Title:
|
PHOTOLITHOGRAPHY OVERLAY CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
09972330
|
Filing Dt:
|
10/05/2001
|
Title:
|
REQUEST AND COMPLETION QUEUE LOAD BALANCING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09972482
|
Filing Dt:
|
10/05/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
MULTI-LAYER INDUCTOR FORMED IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
09973153
|
Filing Dt:
|
10/09/2001
|
Title:
|
WEB BASED OLA MEMORY GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09973267
|
Filing Dt:
|
10/08/2001
|
Title:
|
FIELD PROGRAMMABLE UNIVERSAL SERIAL BUS APPLICATION SPECIFIC INTEGRATED CIRCUIT AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09974157
|
Filing Dt:
|
10/09/2001
|
Title:
|
INTERPOSER FOR SEMICONDUCTOR PACKAGE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
09975293
|
Filing Dt:
|
10/11/2001
|
Title:
|
CONSTRUCTION OF AN OPTIMIZED SEC-DED CODE AND LOGIC FOR SOFT ERRORS IN SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
09975682
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR CROSS-TALK MITIGATION THROUGH JOINT MULTIUSER ADAPTIVE PRE-CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
09975762
|
Filing Dt:
|
10/09/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING CACHE THRASHING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
09975763
|
Filing Dt:
|
10/09/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR CACHE SPACE ALLOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09975871
|
Filing Dt:
|
10/12/2001
|
Title:
|
INTEGRATED CIRCUIT PACKAGE VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
09976729
|
Filing Dt:
|
10/12/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
HIGH SPEED SYNDROME-BASED FEC ENCODER AND DECODER AND SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09976854
|
Filing Dt:
|
10/12/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
SCHEME TO IMPROVE PERFORMANCE OF TIMING RECOVERY SYSTEMS FOR READ CHANNELS IN A DISK DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
09977045
|
Filing Dt:
|
10/12/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
PROGRAMMABLE FEEDBACK DELAY PHASE-LOCKED LOOP FOR HIGH-SPEED INPUT/OUTPUT TIMING BUDGET MANAGEMENT AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
09977604
|
Filing Dt:
|
10/12/2001
|
Title:
|
METHOD AND APPARATUS FOR INPUT/OUTPUT PORT MIRRORING FOR NETWORKING SYSTEM BRING-UP AND DEBUG
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
09978141
|
Filing Dt:
|
10/15/2001
|
Title:
|
AUTOMATIC METHOD AND SYSTEM FOR INSTANTIATING BUILT-IN -TEST (BIST) MODULES IN ASIC MEMORY DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09978871
|
Filing Dt:
|
10/15/2001
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A MICROMAGNETIC DEVICE AND METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09981200
|
Filing Dt:
|
10/17/2001
|
Title:
|
VORTEX UNIT FOR PROVIDING A DESIRED ENVIRONMENT FOR A SEMICONDUCTOR PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09981474
|
Filing Dt:
|
10/17/2001
|
Title:
|
PRESCALER ARCHITECTURE CAPABLE OF NON INTEGER DIVISION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09984915
|
Filing Dt:
|
10/31/2001
|
Title:
|
DIFFRACTIVE VERTICAL CAVITY SURFACE EMITTING LASER POWER MONITOR AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09986669
|
Filing Dt:
|
11/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR SIMPLIFIED TUNING OF A TWO-POINT MODULATED PLL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09986912
|
Filing Dt:
|
11/13/2001
|
Title:
|
INTEGRATED DESIGN SYSTEM AND METHOD FOR REDUCING AND AVOIDING CROSSTALK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09989020
|
Filing Dt:
|
11/20/2001
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
FILTER STRUCTURE AND ARRANGEMENT COMPRISING PIEZOELECTRIC RESONATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
09989052
|
Filing Dt:
|
11/20/2001
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
DETECTION METHOD FOR PHASE-MODULATED SYMBOLS WITH A CORRELATOR-BANK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
09989272
|
Filing Dt:
|
11/20/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
SYSTEM AND METHOD FOR DIFFERENTIAL DATA DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
09989605
|
Filing Dt:
|
11/20/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
SYSTEM AND METHOD FOR AN IF-SAMPLING TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09991187
|
Filing Dt:
|
11/14/2001
|
Title:
|
METHOD OF FORMING METAL FUSES IN CMOS PROCESSES WITH COPPER INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
09991202
|
Filing Dt:
|
11/14/2001
|
Title:
|
SHALLOW TRENCH ISOLATION STRUCTURE WITH LOW TRENCH PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09991238
|
Filing Dt:
|
11/09/2001
|
Title:
|
METHODS AND STRUCTURE FOR SEQUENCING OF ACTIVATION COMMANDS IN A HIGH-PERFORMANCE DDR SDRAM MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
09991277
|
Filing Dt:
|
11/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
CIRCUIT ISOLATION UTILIZING MEV IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
09991570
|
Filing Dt:
|
11/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
OPEN FIBER CONTROL FOR OPTICAL TRANSCEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09991574
|
Filing Dt:
|
11/20/2001
|
Title:
|
CHANGING CLOCK DELAYS IN AN INTEGRATED CIRCUIT FOR SKEW OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09992041
|
Filing Dt:
|
11/16/2001
|
Title:
|
RATE 64/65 (D=0, G=11/I=10) RUN LENGTH LIMITED MODULATION CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09992043
|
Filing Dt:
|
11/16/2001
|
Title:
|
SHARED EMBEDDED TRACE MACROCELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09992135
|
Filing Dt:
|
11/14/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
METHOD OF ELIMINATING AGGLOMERATE PARTICLES IN A POLISHING SLURRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
09992625
|
Filing Dt:
|
11/06/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
TELEPHONE LINE POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09993414
|
Filing Dt:
|
11/05/2001
|
Title:
|
METHOD OF MANUFACTURING A CHANNEL STOP IMPLANT IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09993466
|
Filing Dt:
|
11/05/2001
|
Title:
|
CHIP-OVER-CHIP INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09994083
|
Filing Dt:
|
11/21/2001
|
Title:
|
METHOD AND APPARATUS FOR IMPROVING THE TOLERANCE OF INTEGRATED RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
09994090
|
Filing Dt:
|
11/16/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
SELECTABLE LOGICAL IDENTIFIER MAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
09994299
|
Filing Dt:
|
11/26/2001
|
Title:
|
IDENTIFYING FAULTY PROGRAMMABLE INTERCONNECT RESOURCES OF FIELD PROGRAMMABLE GATE ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09994459
|
Filing Dt:
|
11/26/2001
|
Title:
|
CIRCULAR BUFFER CONTROL CIRCUIT AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09994541
|
Filing Dt:
|
11/27/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
CMOS TRANSCONDUCTOR WITH INCREASED DYNAMIC RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09994556
|
Filing Dt:
|
11/27/2001
|
Title:
|
UNEQUAL ERROR PROTECTION REED-MULLER CODE GENERATOR AND DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
09994847
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
METHODS AND DEVICES FOR IMPROVING THE SWITCHING TIMES OF PLLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
09994867
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
TRANSFER OF OPTICAL ELEMENT PATTERNS ON A SAME SIDE OF A SUBSTRATE ALREADY HAVING A FEATURE THEREON
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09996042
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
FAST SAMPLING TEST BENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09996118
|
Filing Dt:
|
11/27/2001
|
Title:
|
LOW RESISTANCE METAL INTERCONNECT LINES AND A PROCESS FOR FABRICATING THEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09996209
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
DIGITAL-TO-ANALOG CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
09996661
|
Filing Dt:
|
11/29/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
APPARATUS AND METHOD FOR ADAPTIVE, MULTIMODE DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09996951
|
Filing Dt:
|
11/27/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
METHOD FOR ADJUSTING AND STABILIZING THE FREQUENCY OF AN ACOUSTIC RESONATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09997071
|
Filing Dt:
|
11/28/2001
|
Title:
|
PROCESS FOR INHIBITING EDGE PEELING OF COATING ON SEMICONDUCTOR SUBSTRATE DURING FORMATION OF INTEGRATED CIRCUIT STRUCTURE THEREON
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09997658
|
Filing Dt:
|
11/29/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
HIERARCHICAL CREATION OF VECTORS FOR QUIESCENT CURRENT (IDDQ) TESTS FOR SYSTEM-ON-CHIP CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09997776
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR ACCESSING ROM PCI MEMORY ABOVE 64 K
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09997888
|
Filing Dt:
|
11/29/2001
|
Title:
|
DISTRIBUTED DELAY PREDICTION OF MULTI-MILLION GATE DEEP SUB-MICRON ASIC DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09997889
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
SYSTEM AND METHOD EMPLOYING A DYNAMIC LOGICAL IDENTIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09998671
|
Filing Dt:
|
11/29/2001
|
Title:
|
DYNAMIC SUPPLY CONTROL FOR LINE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09999303
|
Filing Dt:
|
10/31/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
SERVO DATA DETECTION IN PRESENCE OF RADIAL INCOHERENCE USING MULTIPLE DATA DETECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
09999330
|
Filing Dt:
|
10/25/2001
|
Title:
|
INTEGER BASED ADAPTIVE ALGORITHM FOR DE-JITTER BUFFER CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
09999375
|
Filing Dt:
|
10/31/2001
|
Title:
|
EMBEDDED INPUT/OUTPUT INTERFACE FAILOVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
09999380
|
Filing Dt:
|
10/30/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
ADAPTIVE CLOSE-TALKING DIFFERENTIAL MICROPHONE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09999391
|
Filing Dt:
|
10/31/2001
|
Title:
|
INTEGRATED DYNAMIC MULTIPATHING FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09999579
|
Filing Dt:
|
10/31/2001
|
Title:
|
METHOD AND APPARATUS FOR RECHARGING BATTERIES IN THE PRESENCE OF A LOAD CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09999726
|
Filing Dt:
|
10/24/2001
|
Title:
|
CLOCK GATING CELL FOR USE IN A CELL LIBRARY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
09999758
|
Filing Dt:
|
10/23/2001
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
OPTICAL COMMUNICATION DEVICES, LIGHT EMISSION DEVICES AND OPTICAL COMMUNICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09999848
|
Filing Dt:
|
10/24/2001
|
Title:
|
SHALLOW TRENCH ISOLATION STRUCTURE FOR LASER THERMAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09999872
|
Filing Dt:
|
10/19/2001
|
Title:
|
FIRST STAGE SALICIDATION OF COBALT DURING COBALT DEPOSITION OR SUBSEQUENT TI OR TIN CAP DEPOSITION USING ENERGY FROM A DIRECTIONAL PLASMA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10000597
|
Filing Dt:
|
10/24/2001
|
Title:
|
SCAN CHAIN TESTING OF INTEGRATED CIRCUITS WITH HARD-CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10000604
|
Filing Dt:
|
10/23/2001
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
OPTICAL NAVIGATION UPON GRAINY SURFACES USING MULTIPLE NAVIGATION SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
10000716
|
Filing Dt:
|
10/31/2001
|
Title:
|
AHB SEGMENTATION BRIDGE BETWEEN BUSSES HAVING DIFFERENT NATIVE DATA WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10000848
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
DATA FORMATTER FOR SHIFTING DATA TO CORRECT DATA LANES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10001182
|
Filing Dt:
|
12/01/2001
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
A MICRO-ELECTRICAL-MECHANCAL SYSTEM (MEMS) DEVICE HAVING A PLURALITY OF PAIRS OF REFLECTIVE ELEMENT ACTUATORS LOCATED ON OPPOSING SIDES OF A REFLECTIVE ELEMENT AND A METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10001518
|
Filing Dt:
|
10/30/2001
|
Title:
|
POWER MONITORING AND REDUCTION FOR EMBEDDED IO PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
10001839
|
Filing Dt:
|
11/21/2001
|
Title:
|
DIRECT ATTACH OF INTERRUPT CONTROLLER TO PROCESSOR MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10001875
|
Filing Dt:
|
11/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
MECHANISM FOR ENCODING AND DECODING UPGRADEABLE RPC/XDR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10001889
|
Filing Dt:
|
11/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
METHOD FOR THE ACCELERATION AND SIMPLIFICATION OF FILE SYSTEM LOGGING TECHNIQUES USING STORAGE DEVICE SNAPSHOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10002028
|
Filing Dt:
|
11/15/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
OPTICAL SOURCE DRIVER WITH IMPROVED INPUT STAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10002413
|
Filing Dt:
|
10/23/2001
|
Title:
|
LOW TEMPERATURE COEFFICIENT RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10002479
|
Filing Dt:
|
11/15/2001
|
Title:
|
METHOD AND APPARATUS FOR ENHANCING CORRECTION POWER OF REVERSE ORDER ERROR CORRECTION CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10002499
|
Filing Dt:
|
11/02/2001
|
Title:
|
SELF-REPAIRING INTEGRATED CIRCUIT AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10002672
|
Filing Dt:
|
10/23/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
HEADER DETECT CONFIGURATION WITHIN A DVD-RAM READ DEVICE AND METHODS OF ACQUIRING AND MAINTAINING PHASE LOCK IN A WOBBLE PHASE LOCK LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
10002831
|
Filing Dt:
|
10/26/2001
|
Title:
|
PROCESS FOR FORMING COMPOSITE OF BARRIER LAYERS OF DIELECTRIC MATERIAL TO INHIBIT MIGRATION OF COPPER FROM COPPER METAL INTERCONNECT OF INTEGRATED CIRCUIT STRUCTURE INTO ADJACENT LAYER OF LOW K DIELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10002981
|
Filing Dt:
|
10/26/2001
|
Title:
|
PROCESS FOR FORMING INTEGRATED CIRCUIT STRUCTURE COMPRISING LAYER OF LOW K DIELECTRIC MATERIAL HAVING ANTIREFLECTIVE PROPERTIES IN AN UPPER SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10003703
|
Filing Dt:
|
10/23/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
COORDINATION ARCHITECTURE FOR WIRELESS COMMUNICATION DEVICES USING MULTIPLE PROTOCOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
10003763
|
Filing Dt:
|
11/01/2001
|
Title:
|
NOISE REDUCTION AUTO PHASING CIRCUIT FOR SWITCHED CAPACITOR CIRCUITS
|
|