skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:037856/0901   Pages: 3
Recorded: 02/18/2016
Attorney Dkt #:MAX.000GEN
Conveyance: ASSIGNEE CHANGE OF ADDRESS
Total properties: 16
1
Patent #:
Issue Dt:
10/20/1998
Application #:
08372235
Filing Dt:
01/13/1995
Title:
RADIATION SHIELDING OF PLASTIC INTEGRATED CIRCUITS
2
Patent #:
Issue Dt:
05/16/2000
Application #:
08763153
Filing Dt:
02/25/1997
Title:
RADIATION INDUCED SINGLE EVENT LATCHUP PROTECTION AND RECOVERY OF INTEGRATED CIRCUITS
3
Patent #:
Issue Dt:
07/17/2001
Application #:
09109954
Filing Dt:
07/02/1998
Title:
RADIATION SHIELDING OF THREE DIMENSIONAL MULTI-CHIP MODULES
4
Patent #:
Issue Dt:
04/09/2002
Application #:
09520928
Filing Dt:
03/08/2000
Title:
Electronic device packaging
5
Patent #:
Issue Dt:
06/03/2008
Application #:
10065209
Filing Dt:
09/25/2002
Publication #:
Pub Dt:
03/25/2004
Title:
METHOD AND APPARATUS FOR SHIELDING AN INTEGRATED CIRCUIT FROM RADIATION
6
Patent #:
Issue Dt:
11/08/2005
Application #:
10075706
Filing Dt:
02/13/2002
Publication #:
Pub Dt:
01/16/2003
Title:
ELECTRONIC DEVICE PACKAGING
7
Patent #:
Issue Dt:
12/16/2008
Application #:
10418713
Filing Dt:
04/17/2003
Publication #:
Pub Dt:
10/07/2004
Title:
SELF-CORRECTING COMPUTER
8
Patent #:
Issue Dt:
01/06/2009
Application #:
10861667
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
07/06/2006
Title:
ERROR DETECTION AND CORRECTION METHOD AND SYSTEM FOR MEMORY DEVICES
9
Patent #:
Issue Dt:
10/14/2008
Application #:
11058136
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
08/17/2006
Title:
SYSTEM AND METHOD FOR EFFECTIVELY IMPLEMENTING AN IMMUNITY MODE IN AN ELECTRONIC DEVICE
10
Patent #:
Issue Dt:
08/19/2008
Application #:
11356945
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
06/29/2006
Title:
CACHE COHERENCY DURING RESYNCHRONIZATION OF SELF-CORRECTING COMPUTER
11
Patent #:
Issue Dt:
10/04/2011
Application #:
11399001
Filing Dt:
04/05/2006
Publication #:
Pub Dt:
10/11/2007
Title:
METHODS AND APPARATUS FOR MANAGING AND CONTROLLING POWER CONSUMPTION AND HEAT GENERATION IN COMPUTER SYSTEMS
12
Patent #:
Issue Dt:
03/02/2010
Application #:
11449510
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
12/13/2007
Title:
APPARATUS AND METHOD FOR COLD SPARING IN MULTI-BOARD COMPUTER SYSTEMS
13
Patent #:
Issue Dt:
04/13/2010
Application #:
11559140
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
10/16/2008
Title:
APPARATUS FOR SHIELDING INTEGRATED CIRCUIT DEVICES
14
Patent #:
Issue Dt:
11/03/2009
Application #:
12033408
Filing Dt:
02/19/2008
Publication #:
Pub Dt:
06/12/2008
Title:
CACHE COHERENCY DURING RESYNCHRONIZATION OF SELF-CORRECTING COMPUTER
15
Patent #:
Issue Dt:
02/15/2011
Application #:
12336026
Filing Dt:
12/16/2008
Publication #:
Pub Dt:
06/18/2009
Title:
SELF-CORRECTING COMPUTER
16
Patent #:
Issue Dt:
09/13/2011
Application #:
12719123
Filing Dt:
03/08/2010
Publication #:
Pub Dt:
06/24/2010
Title:
APPARATUS FOR SHIELDING INTEGRATED CIRCUIT DEVICES
Assignor
1
Exec Dt:
02/12/2016
Assignee
1
3888 CALLE FORTUNADA
SUITE 100
SAN DIEGO, CALIFORNIA 92123
Correspondence name and address
KNOBBE MARTENS OLSON & BEAR LLP
2040 MAIN STREET
14TH FLOOR
IRVINE, CA 92614

Search Results as of: 05/05/2024 10:00 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT