Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 037913/0799 | |
| Pages: | 3 |
| | Recorded: | 03/07/2016 | | |
Attorney Dkt #: | P258449.US.01 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
15063229
|
Filing Dt:
|
03/07/2016
|
Title:
|
STAGGERED DLL CLOCKING ON N-DETECT QED TO MINIMIZE CLOCK COMMAND DECODE AND DELAY PATH
|
|
Assignee
|
|
|
8000 SOUTH FEDERAL WAY |
BOISE, IDAHO 83716-9632 |
|
Correspondence name and address
|
|
DORSEY & WHITNEY LLP
|
|
701 5TH AVENUE, SUITE 6100
|
|
SEATTLE, WA 98104
|
Search Results as of:
05/17/2024 09:23 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|