|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1994
|
Application #:
|
08136930
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
METHOD AND APPARATUS FOR CHARGING STORAGE BATTERIES TO FULL CAPACITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/1995
|
Application #:
|
08143170
|
Filing Dt:
|
10/26/1993
|
|
Title:
|
WIRELESS COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/1995
|
Application #:
|
08153915
|
Filing Dt:
|
11/17/1993
|
|
Title:
|
IC CARD HAVING A VOLTAGE DETECTION FOR DETECTING BLANKING GAPS IN AN ENERGY TRANSMITTING ALTERNATING FIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08174820
|
Filing Dt:
|
12/29/1993
|
|
Title:
|
WIRELESS TELECOMMUNICATION DIGITAL RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/1995
|
Application #:
|
08178138
|
Filing Dt:
|
01/06/1994
|
|
Title:
|
METHOD FOR MANUFACTURE OF SILICON-GERMANIUM HETEROBIPOLAR TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/1995
|
Application #:
|
08180673
|
Filing Dt:
|
01/13/1994
|
|
Title:
|
ELECTROSTATIC DISCHARGE CIRCUIT FOR HIGH SPEED, HIGH VOLTAGE CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08180689
|
Filing Dt:
|
01/13/1994
|
|
Title:
|
BREAKDOWN PROTECTION CIRCUIT USING HIGH VOLTAGE DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1995
|
Application #:
|
08184227
|
Filing Dt:
|
01/19/1994
|
|
Title:
|
STRESS REDUCTION FOR NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/1995
|
Application #:
|
08194562
|
Filing Dt:
|
02/10/1994
|
|
Title:
|
MOS MEMORY UNIT FOR SERIAL INFORMATION PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
08194930
|
Filing Dt:
|
02/09/1994
|
|
Title:
|
ZERO POWER HIGH SPEED PROGRAMMABLE CIRCUIT DEVICE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1995
|
Application #:
|
08204866
|
Filing Dt:
|
03/02/1994
|
|
Title:
|
CORE ORGANIZATION AND SENSE AMPLIFIER HAVING LUBRICATING CURRENT, ACTIVE CLAMPING AND BUFFERED SENSE NODE FOR SPEED ENHANCEMENT FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08221965
|
Filing Dt:
|
04/04/1994
|
|
Title:
|
MEHTOD FOR MONITORING THE BORON CONTENT OF BOROPHOSPHOSILICATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/1995
|
Application #:
|
08230151
|
Filing Dt:
|
04/19/1994
|
|
Title:
|
CIRCUIT ARRANGEMENT FOR RECTIFYING AN AC VOLTAGE SIGNAL WITH A PLURALITY OF DIFFERENTIAL AMPLIFIER STAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08235675
|
Filing Dt:
|
04/29/1994
|
|
Title:
|
ELECTRONIC LOAD RESISTOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08236588
|
Filing Dt:
|
05/02/1994
|
|
Title:
|
METHOD AND APPARATUS FOR A WIRELESS LOCAL AREA NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08248765
|
Filing Dt:
|
05/25/1994
|
|
Title:
|
PARALLEL PROCESSING CIRCUIT AND A DIGITAL SIGNAL PROCESSER INCLUDING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1997
|
Application #:
|
08289884
|
Filing Dt:
|
08/12/1994
|
|
Title:
|
TAB TEST DEVICE FOR AREA ARRAY INTERCONNECTED CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08290110
|
Filing Dt:
|
08/15/1994
|
|
Title:
|
SPEAKERPHONE DEVICE WITH AUXILIARY CIRCUIT FOR ELIMINATING CLICKING AT POWER-ON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
08309574
|
Filing Dt:
|
09/21/1994
|
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION DEVICE FOR MOS INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08313756
|
Filing Dt:
|
09/28/1994
|
|
Title:
|
DUAL DIFFERENTIAL TRANS-IMPEDANCE SENSE AMPLIFIER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08346204
|
Filing Dt:
|
11/22/1994
|
|
Title:
|
CLOCK RECOVERY CIRCUIT WITH MATCHED OSCILLATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1996
|
Application #:
|
08360030
|
Filing Dt:
|
12/20/1994
|
|
Title:
|
CONSTANT CURRENT SOURCE HAVING BAND-GAP REFERENCE VOLTAGE SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08397584
|
Filing Dt:
|
03/02/1995
|
|
Title:
|
INPUT/OUTPUT TRANSISTORS WITH OPTIMIZED ESD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1995
|
Application #:
|
08405770
|
Filing Dt:
|
03/17/1995
|
|
Title:
|
DEVICE FOR MONITORING THE BORON CONTENT OF BOROPHOSPHOSILICATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08405884
|
Filing Dt:
|
03/17/1995
|
|
Title:
|
EEPROM ARRAY WITH FLASH-LIKE CORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08418475
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
SWITCH WITH A FIRST SWITCHING ELEMENT IN THE FORM OF A BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/1995
|
Application #:
|
08428848
|
Filing Dt:
|
04/25/1995
|
|
Title:
|
SYNCHRONIZATION APPARATUS FOR A DIVERSITY RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08432926
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
OUTPUT CIRCUIT FOR AN TTL-CMOS INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08438423
|
Filing Dt:
|
05/10/1995
|
|
Title:
|
METHOD AND APPARATUS FOR COMPARING DATA SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08441734
|
Filing Dt:
|
05/16/1995
|
|
Title:
|
TRANSITION DETECTION DEVICE GENERATING A VARIABLE-DURATION PULSE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08492390
|
Filing Dt:
|
06/19/1995
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE WITH REGIONAL AND UNIVERSAL SIGNAL ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08501503
|
Filing Dt:
|
07/11/1995
|
|
Title:
|
INTEGRATED CIRCUIT CONTACTS WITH SECURED STRINGERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08511311
|
Filing Dt:
|
08/04/1995
|
|
Title:
|
HIGH SPEED, LOW VOLTAGE NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08521112
|
Filing Dt:
|
08/29/1995
|
|
Title:
|
GALOIS FIELD POLYNOMIAL MULTIPLY/DIVIDE CIRCUIT AND A DIGITAL SIGNAL PROCESSOR INCORPORATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08523032
|
Filing Dt:
|
09/01/1995
|
|
Title:
|
METHOD AND APPARATUS TO ADAPTIVELY CONTROL THE FREQUENCY OF RECEPTION IN A DIGITAL WIRELESS COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08526027
|
Filing Dt:
|
09/08/1995
|
|
Title:
|
MOBILE TELECOMMUNICATION DEVICE AMD METHOD USED FOR CHANGING WIRELESS COMMUNICATION BETWEEN BASE STATIONS OF DIFFERENT KINDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08526066
|
Filing Dt:
|
09/08/1995
|
|
Title:
|
WIRELESS COMMUNICATION SYSTEM HAVING MOBILE STATIONS ESTABLISH A COMMUNICATION LINK THROUGH THE BASE STATION WITHOUT USING A LANDLINE OR REGIONAL CELLULAR NETWORK AND WITHOUT A CALL IN PROGESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08526556
|
Filing Dt:
|
09/12/1995
|
|
Title:
|
PROCESS FOR REDUCING THE SURFACE RECOMBINATION SPEED IN SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08533400
|
Filing Dt:
|
09/25/1995
|
|
Title:
|
DEVICE FOR INTERFACING LOGIC SIGNALS FROM THE LLL LEVEL TO THE TTL AND CMOS LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08558745
|
Filing Dt:
|
11/16/1995
|
|
Title:
|
DIGITAL SIGNAL PROCESSOR OPTIMIZED FOR DECODING A SIGNAL ENCODED IN ACCORDANCE WITH A VITERBI ALGORITHM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08568341
|
Filing Dt:
|
12/06/1995
|
|
Title:
|
COMPARATOR OF PHASE BETWEEN A DIGITAL SIGNAL AND A CLOCK SIGNAL, AND CORRESPONDING PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08578464
|
Filing Dt:
|
12/26/1995
|
|
Title:
|
TIME DOMAIN CAPACITIVE FIELD DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08581047
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
CIRCUIT FOR ROTATING, LEFT SHIFTING, OR RIGHT SHIFTING BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08582516
|
Filing Dt:
|
01/03/1996
|
|
Title:
|
NON-DISRUPTIVE, RANDOMLY ADDRESSABLE MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08593788
|
Filing Dt:
|
01/30/1996
|
|
Title:
|
METHOD OF FABRICATING A READ ONLY MEMORY IN MOS TECHNOLOGY, AND MEMORY THUS OBTAINED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1997
|
Application #:
|
08604843
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
CAPACITIVELY COUPLED IDENTITY VERIFICATION AND ESCORT MEMORY APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
08631331
|
Filing Dt:
|
04/12/1996
|
|
Title:
|
METHOD FOR DETERMINING THE BEGINNING OF A SECOND IN THE SIGNAL OF A TIME-SIGNAL TRANSMITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08648306
|
Filing Dt:
|
05/13/1996
|
|
Title:
|
METHOD OF MAKING A HIGH VOLTAGE RECTIFIER FOR AN INTEGRATED CIRCUIT CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08650477
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
FIELD PROGRAMMABLE GATE ARRAY WITH DISTRIBUTED RAM AND INCREASED CELL UTILIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08661175
|
Filing Dt:
|
06/10/1996
|
|
Title:
|
OUTPUT INTERFACING DEVICE PROGRAMMABLE AMONG THREE STATES FOR A MEMORY IN CMOS TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08662446
|
Filing Dt:
|
06/10/1996
|
|
Title:
|
HETERODYNE RECEIVER WITH SYNCHRONOUS DEMODULATION FOR RECEIVING TIME SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08672299
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
HIGH-SPEED, NON-VOLATILE ELECTRICALLY PROGRAMMABLE AND ERASABLE CELL AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08684258
|
Filing Dt:
|
07/19/1996
|
|
Title:
|
ANALOG-TO DIGITAL CONVERSION DEVICE HAVING A STANDBY MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08685848
|
Filing Dt:
|
07/24/1996
|
|
Title:
|
INTEGRATED CIRCUIT ARRANGEMENT WITH DIODE CHARACTERISTIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08691562
|
Filing Dt:
|
08/02/1996
|
|
Title:
|
VOLTAGE TO CURRENT CONVERTER FOR HIGH FREQUENCY APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08709060
|
Filing Dt:
|
09/06/1996
|
|
Title:
|
PROGRAMMABLE ARRAY CLOCK/RESET RESOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08709074
|
Filing Dt:
|
09/06/1996
|
|
Title:
|
LOW SKEW MULTIPLEXER NETWORK AND PROGRAMMABLE ARRAY CLOCK/RESET APPLICATIONS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08714376
|
Filing Dt:
|
09/16/1996
|
|
Title:
|
CLOCK FEEDTHROUGH REDUCTION SYSTEM FOR SWITCHED CURRENT MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08714605
|
Filing Dt:
|
09/16/1996
|
|
Title:
|
EEPROM ARRAY WITH FLASH-LIKE CORE HAVING ECC OR A WRITE CACHE OR INTERRUPTIBLE LOAD CYCLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08726421
|
Filing Dt:
|
10/07/1996
|
|
Title:
|
TRANSMIT-RECEIVER SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08726956
|
Filing Dt:
|
10/07/1996
|
|
Title:
|
ZERO POWER FUSE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08730592
|
Filing Dt:
|
10/15/1996
|
|
Title:
|
DIGITAL TO ANALOG CONVERTER WITH DUAL RESISTOR STRING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08739606
|
Filing Dt:
|
10/30/1996
|
|
Title:
|
METHOD AND SYSTEM FOR CONFIGURING AN ARRAY OF LOGIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08745098
|
Filing Dt:
|
11/07/1996
|
|
Title:
|
EIGHT-BIT MICROCONTROLLER HAVING A RISC ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08750203
|
Filing Dt:
|
02/19/1997
|
|
Title:
|
ECL LEVEL/CMOS LEVEL LOGIC SIGNAL INTERFACING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08750246
|
Filing Dt:
|
01/14/1997
|
|
Title:
|
OVERSAMPLED HIGH-ORDER MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08788523
|
Filing Dt:
|
01/24/1997
|
|
Title:
|
BITLINE LOAD AND PRECHARGE STRUCTURE FOR AN SRAM MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08805067
|
Filing Dt:
|
02/25/1997
|
|
Title:
|
INTEGRATED CIRCUIT LAYOUT COMPLETE WITH A BUS LOGIC UNIT CONNECTED TO A DATA BUS WITH POWER REDUCTION CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08815010
|
Filing Dt:
|
03/14/1997
|
|
Title:
|
METHOD OF FABRICATING A HETEROBIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08824175
|
Filing Dt:
|
03/26/1997
|
|
Title:
|
DUAL BUFFER FLASH MEMORY ARCHITECTURE WITH MULTIPLE OPERATING MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08824932
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
EIGHT-BIT MICROCONTROLLER HAVING A RISC ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08826842
|
Filing Dt:
|
04/08/1997
|
|
Title:
|
ELECTRONIC FLASHER UNIT FOR VEHICLE LIGHTING SYSTEM AND METHOD OF MONITORING THE OPERATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08829378
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
COMBINED PROGRAM AND DATA NONVOLATILE MEMORY WITH CONCURRENT PROGRAM-READ/DATA WRITE CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08842008
|
Filing Dt:
|
04/23/1997
|
|
Title:
|
A MEMORY DEVICE HAVING A POWER SUPPLY-INDEPENDENT LOW POWER COMSUMP TION BIT LINE VOLTAGE CLAMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08852473
|
Filing Dt:
|
05/07/1997
|
|
Title:
|
INTERGRATED CIRCUIT ARRANGEMENT WITH AN OPEN-COLLECTOR TRANSISTOR DESIGNED AS NPN TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08855568
|
Filing Dt:
|
05/13/1997
|
|
Title:
|
TRIGGERING PROCESS FOR PASSIVE SAFETY DEVICES IN VEHICLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08855645
|
Filing Dt:
|
05/13/1997
|
|
Title:
|
TRIGGERING PROCESS FOR PASSIVE SAFETY DEVICES IN VEHICLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08872822
|
Filing Dt:
|
06/10/1997
|
|
Title:
|
DIGITAL CIRCUIT USING MEMORY FOR MONITORING SIGNALS FOR OCCURRENCES OF PREDEFINED BREAKPOINT CONDITIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08887607
|
Filing Dt:
|
07/03/1997
|
|
Title:
|
DURATION AND FREQUENCY PROGRAMMABLE ELECTRONIC PULSE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08896084
|
Filing Dt:
|
07/17/1997
|
|
Title:
|
APPARATUS AND METHOD FOR SIMPLIFIED ANALOG SIGNAL RECORD AND PLAYBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08908428
|
Filing Dt:
|
08/07/1997
|
|
Title:
|
METHOD FOR TESTING A LARGE QUANTITY OF PRODUCTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08909988
|
Filing Dt:
|
08/12/1997
|
|
Title:
|
UNIVERSAL SERIAL BUS DEVICE CONTROLLER COMPRISING A FIFO ASSOCIATED WITH A PLURALITY OF ENDPOINTS AND A MEMORY FOR STORING AN IDENTIFIER OF A CURRENT ENDPOINT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08935405
|
Filing Dt:
|
09/22/1997
|
|
Title:
|
HIGH IMPEDANCE BIAS CIRCUIT FOR AC SIGNAL AMPLIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08936334
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
FPGA LOGIC CELL INTERNAL STRUCTURE INCLUDING PAIR OF LOOK-UP TABLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08937105
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
FIELD PROGRAMMABLE GATE ARRAY HAVING ACCESS TO ORTHOGONAL AND DIAGONAL ADJACENT NEIGHBORING CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08943510
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
SECURE MEMORY HAVING MULTIPLE SECURITY LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08959245
|
Filing Dt:
|
10/28/1997
|
|
Title:
|
FAST REGULAR MULTIPLIER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
08965919
|
Filing Dt:
|
11/07/1997
|
|
Title:
|
BOUNDARY SCAN SYSTEM WITH ADDRESS DEPENDENT INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08971117
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
MEMORY DEVICE HAVING PROGRAMMABLE ACCESS PROTECTION AND METHOD OF OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08971154
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
SELF POWERED ELECTRONIC MEMORY IDENTIFICATION TAG WITH DUAL COMMUNICATION PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
08971386
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
METHOD AND APPARATUS FOR DEPLOYING AND TRACKING COMPUTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08974579
|
Filing Dt:
|
11/19/1997
|
|
Title:
|
ZERO-DELAY SLEW-RATE CONTROLLED OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08977779
|
Filing Dt:
|
11/25/1997
|
|
Title:
|
ZERO POWER POWER-ON RESET CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
08978208
|
Filing Dt:
|
11/26/1997
|
|
Title:
|
SECURE MEMORY HAVING ANTI-WIRE TAPPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08978286
|
Filing Dt:
|
11/25/1997
|
|
Title:
|
ZERO POWER HIGH SPEED CONFIGURATION MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08979803
|
Filing Dt:
|
11/26/1997
|
|
Title:
|
APPARATUS FOR MULTIPRECISION INTEGER ARITHMETIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08986506
|
Filing Dt:
|
12/08/1997
|
|
Title:
|
INTEGRATED CIRCUIT WITH FLAG REGISTER FOR BLOCK SELECTION OF NONVOLATILE CELLS FOR BULK OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08988504
|
Filing Dt:
|
12/10/1997
|
|
Title:
|
MINIMUM VOLTAGE RADIO FREQUENCY INDENTIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08994193
|
Filing Dt:
|
12/19/1997
|
|
Title:
|
DIGITAL DEVICE FOR INITIALIZING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09010434
|
Filing Dt:
|
01/21/1998
|
|
Title:
|
NREQUENCY SYNTHESIS CIRCUIT TUNED BY DIGITAL WORDS
|
|
