|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11460371
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
BIT INVERSION IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11460391
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
GETTERING OF SILICON ON INSULATOR USING RELAXED SILICON GERMANIUM EPITAXIAL PROXIMITY LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11460435
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
WAFER LEVEL PRE-PACKAGED FLIP CHIP SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11460445
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
WAFER LEVEL PRE-PACKAGED FLIP CHIP SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11460531
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
NONVOLATILE MEMORY DEVICE WITH MULTIPLE REFERENCES AND CORRESPONDING CONTROL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11460777
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
CONFIGURATION OF A MULTILEVEL FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11461246
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
DRAM INCLUDING A VERTICAL SURROUND GATE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11461666
|
Filing Dt:
|
08/01/2006
|
Title:
|
HIGH-DENSITY SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11462264
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING TRAFFIC IN AN ELECTRONIC BRIDGE VIA A LOCAL CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11462617
|
Filing Dt:
|
08/04/2006
|
Title:
|
MEMORY ARRAY WITH SURROUNDING GATE ACCESS TRANSISTORS AND CAPACITORS WITH GLOBAL AND STAGGERED LOCAL BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11463260
|
Filing Dt:
|
08/08/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
HIGH VOLTAGE GENERATOR OF THE DAC-CONTROLLED TYPE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11464049
|
Filing Dt:
|
08/11/2006
|
Title:
|
STATE SAVE-ON-POWER-DOWN USING GMR NON-VOLATILE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11465262
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
SEMICONDUCTOR WAFER PROCESSING ACCELEROMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11466309
|
Filing Dt:
|
08/22/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
INTERMESHED GUARD BANDS FOR MULTIPLE VOLTAGE SUPPLY STRUCTURES ON AN INTEGRATED CIRCUIT, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11469754
|
Filing Dt:
|
09/01/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11470150
|
Filing Dt:
|
09/05/2006
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
METHODS FOR FORMING SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11471007
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11471008
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11471012
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
PREVENTION OF PHOTORESIST SCUMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11471348
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11471354
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING DUTY CYCLE DISTORTION OF AN OUTPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11471772
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
MEMORY DEVICES HAVING REDUCED INTERFERENCE BETWEEN FLOATING GATES AND METHODS OF FABRICATING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11472009
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
METHOD OF REMOVING RESIDUAL CONTAMINANTS FROM AN ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11472010
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
DIE PACKAGE AND PROBE CARD STRUCTURES AND FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11472107
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
WORD LINE DRIVER CIRCUITRY AND METHODS FOR USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11472130
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
METHOD TO ALIGN MASK PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11472435
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
METHOD FOR AUTOMATED TESTING OF THE MODULATION TRANSFER FUNCTION IN IMAGE SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11472598
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11472617
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
HIGH DENSITY STEPPED, NON-PLANAR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11472618
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
TEST MODE FOR MULTI-CHIP INTEGRATED CIRCUIT PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11472670
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
NO-PRECHARGE FAMOS CELL AND LATCH CIRCUIT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
11472785
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
MEMORY WITH METAL-INSULATOR-METAL TUNNELING PROGRAM AND ERASE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11472899
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
HIGH DENSITY STEPPED, NON-PLANAR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11472934
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
WEAR MONITOR FOR TURBO-MACHINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11472950
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11473308
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
SENSING OF RESISTANCE VARIABLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11473309
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
ERROR DETECTION AND CORRECTION IN A CAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
11473310
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
METHOD FOR STATISTICAL ANALYSIS OF IMAGES FOR AUTOMATIC WHITE BALANCE OF COLOR CHANNEL GAINS FOR IMAGE SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11473311
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
PARITY-SCANNING AND REFRESH IN DYNAMIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11473465
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
USING REDUNDANT MEMORY FOR EXTRA FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11473466
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
USING REDUNDANT MEMORY FOR EXTRA FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11473731
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SYSTEM HAVING SEMICONDUCTOR COMPONENT WITH MULTIPLE STACKED DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11473857
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHODS OF FORMING SPACED CONDUCTIVE REGIONS, AND METHODS OF FORMING CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11474436
|
Filing Dt:
|
06/26/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHOD FOR SUBSTANTIALLY UNINTERRUPTED CACHE READOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11475312
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
ONE-DEVICE NON-VOLATILE RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11475376
|
Filing Dt:
|
06/26/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SHIELDING ARRANGEMENT TO PROTECT A CIRCUIT FROM STRAY MAGNETIC FIELDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11475585
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
Device having reduced chemical mechanical planarization
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11475595
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
STABLE PD-SOI DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11475798
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
STRAINED SEMICONDUCTOR BY FULL WAFER BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11476016
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SERIAL TRANSISTOR-CELL ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11476017
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHOD OF FORMING A CHALCOGENIDE MATERIAL CONTAINING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11476467
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHODS FOR APPLYING FRONT SIDE AND EDGE PROTECTION MATERIAL TO ELECTRONIC DEVICES AT THE WAFER LEVEL, DEVICES MADE BY THE METHODS, AND SYSTEMS INCLUDING THE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11476471
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES WITH COMPLIANT SPRING CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11476918
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
METHOD OF FORMING MIRRORS BY SURFACE TRANSFORMATION OF EMPTY SPACES IN SOLID STATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11477164
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11477217
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
COMPLIANT CONTACT PIN TEST ASSEMBLY AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11477249
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
MEMORY CELL WITH NEGATIVE DIFFERENTIAL RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11477287
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHODS OF FORMING PATTERNED PHOTORESIST LAYERS OVER SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11477315
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
HIGH-PERFORMANCE ONE-TRANSISTOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11477685
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHOD FOR FORMING A HIGH-PERFORMANCE ONE-TRANSISTOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11477956
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHODS OF FORMING WIRE BONDS FOR SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11477958
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11478256
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
SPLIT GATE FLASH MEMORY CELL WITH BALLISTIC INJECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
11478401
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHODS FOR EPITAXIAL SILICON GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11478715
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE CONTACTS TO SOURCE/DRAIN REGIONS AND METHODS OF FORMING LOCAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11479848
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
MEMORY DEVICE TESTING SYSTEM AND METHOD USING COMPRESSED FAIL DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11480127
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
LAYOUT FOR NAND FLASH MEMORY ARRAY HAVING REDUCED WORD LINE IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11480755
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR ATTACHING MICROELECTRONIC SUBSTRATES AND SUPPORT MEMBERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11481493
|
Filing Dt:
|
07/05/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
METHODS OF FORMING PATTERNED PHOTORESIST LAYERS OVER SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11481957
|
Filing Dt:
|
07/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
AC SENSING FOR A RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11482244
|
Filing Dt:
|
07/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS HAVING ANTIREFLECTIVE PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11482308
|
Filing Dt:
|
07/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT COOLING AND INSULATING DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11482524
|
Filing Dt:
|
07/07/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
SELF-ADAPTIVE OUTPUT BUFFER BASED ON CHARGE SHARING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11483002
|
Filing Dt:
|
07/06/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS AND ASSEMBLIES, AND ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11483202
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
HIGH DIELECTRIC CONSTANT SPACER FOR IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11483452
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD OF MAKING SEMICONDUCTOR BGA PACKAGE HAVING A SEGMENTED VOLTAGE PLANE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11483499
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
MULTIPLE ERASE BLOCK TAGGING IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11483662
|
Filing Dt:
|
07/11/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
CURRENT LIMIT CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11483800
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
ELECTRON INDUCED CHEMICAL ETCHING/DEPOSITION FOR ENHANCED DETECTION OF SURFACE DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11483905
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
SEMICONDUCTOR BGA PACKAGE HAVING A SEGMENTED VOLTAGE PLANE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11483933
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
ELECTRON INDUCED CHEMICAL ETCHING AND DEPOSITION FOR LOCAL CIRCUIT REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
11484271
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
PITCH REDUCTION TECHNOLOGY USING ALTERNATING SPACER DEPOSITIONS DURING THE FORMATION OF A SEMICONDUCTOR DEVICE AND SYSTEMS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11484706
|
Filing Dt:
|
07/12/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
SYSTEM AND APPARATUS PROVIDING ANALYTICAL DEVICE BASED ON SOLID STATE IMAGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11484854
|
Filing Dt:
|
07/12/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
DISTRIBUTED PROGRAMMABLE PRIORITY ENCODER CAPABLE OF FINDING THE LONGEST MATCH IN A SINGLE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11485019
|
Filing Dt:
|
07/12/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11485105
|
Filing Dt:
|
07/12/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11485218
|
Filing Dt:
|
07/12/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
SAMPLE AND HOLD MEMORY SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11485592
|
Filing Dt:
|
07/11/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
CONSTRUCTIONS COMPRISING HAFNIUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11485593
|
Filing Dt:
|
07/11/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
METHODS OF FORMING HAFNIUM-CONTAINING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
11485658
|
Filing Dt:
|
07/12/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
Methods of forming material over substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11485770
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDES USING METAL DIKETONATES AND/OR KETOIMINES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11485800
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
REAL TIME TESTING USING ON DIE TERMINATION (ODT) CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11486512
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHODS OF FORMING VERTICAL TRANSISTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11486523
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHODS FOR CONVERTING RETICLE CONFIGURATIONS AND METHODS FOR MODIFYING RETICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11486524
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHODS OF FORMING VERTICAL TRANSISTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11486591
|
Filing Dt:
|
07/14/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
CURRENT SENSING FOR FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11486592
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHODS OF REMOVING METAL-CONTAINING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11486593
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHODS OF REMOVING METAL-CONTAINING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11486597
|
Filing Dt:
|
07/14/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
FLASH MEMORY WITH METAL-INSULATOR-METAL TUNNELING PROGRAM AND ERASE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11486608
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHODS OF REMOVING METAL-CONTAINING MATERIALS
|
|