|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11497701
|
Filing Dt:
|
08/01/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
TRANSISTOR STRUCTURES AND TRANSISTORS WITH A GERMANIUM-CONTAINING CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11497702
|
Filing Dt:
|
08/01/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
ETCHING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11497849
|
Filing Dt:
|
08/02/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
INTEGRATED TESTING APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11497879
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
BARRIER LAYER, IC VIA, AND IC LINE FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
11498365
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
Methods for synchronizing high-speed signals in a digital phase detector
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11498376
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD TO RECOVER THE EXPOSURE SENSITIVITY OF CHEMICALLY AMPLIFIED RESINS FROM POST COAT DELAY EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11498523
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL DEVICE AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11498559
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
ZR-SUBSTITUTED BATIO3 FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11498576
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
ALD OF SILICON FILMS ON GERMANIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11498578
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
DEPOSITION OF ZRALON FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
11498586
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
BONDED STRAINED SEMICONDUCTOR WITH A DESIRED SURFACE ORIENTATION AND CONDUCTANCE DIRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11498707
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
CRITICAL DIMENSION CONTROL FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11499134
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHODS OF MAKING SEMICONDUCTOR FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11499193
|
Filing Dt:
|
08/04/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
MEMORY DEVICE ARCHITECTURES AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11499212
|
Filing Dt:
|
08/04/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD TO RECOVER THE EXPOSURE SENSITIVITY OF CHEMICALLY AMPLIFIED RESINS FROM POST COAT DELAY EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11499308
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
NOVEL HIGH-K DIELECTRIC MATERIALS AND PROCESSES FOR MANUFACTURING THEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11499479
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
HIGH DIELECTRIC CONSTANT TRANSITION METAL OXIDE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11499622
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
BLOCK ERASE FOR VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11500204
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
METHOD AND APPARATUS TO SET A TUNING RANGE FOR AN ANALOG DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11500786
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
OPEN DIGIT LINE ARRAY ARCHITECTURE FOR A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11501143
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
OPEN DIGIT LINE ARRAY ARCHITECTURE FOR A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11501144
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
OPEN DIGIT LINE ARRAY ARCHITECTURE FOR A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
11501213
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
SOFTWARE DISTRIBUTION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11501525
|
Filing Dt:
|
08/09/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
NANOSCALE FLOATING GATE AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11501673
|
Filing Dt:
|
08/08/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
POWER SUPPLY VOLTAGE DETECTION CIRCUITRY AND METHODS FOR USE OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11502317
|
Filing Dt:
|
08/09/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
NON-VOLATILE MEMORY ERASE VERIFY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11503612
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
FLASH MEMORY WITH MULTI-BIT READ
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11503680
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
PROFILING SOLID STATE SAMPLES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11503681
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
ELECTRON BEAM ETCHING DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11503690
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
ELECTRONIC BEAM PROCESSING DEVICE AND METHOD USING CARBON NANOTUBE EMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11503762
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
PLASMA AND ELECTRON BEAM ETCHING DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11504002
|
Filing Dt:
|
08/15/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
PHASE CHANGE MEMORY ELEMENTS USING ENERGY CONVERSION LAYERS, MEMORY ARRAYS AND SYSTEMS INCLUDING SAME, AND METHODS OF MAKING AND USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11504405
|
Filing Dt:
|
08/15/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES HAVING ELECTROPHORETICALLY INSULATED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11504433
|
Filing Dt:
|
08/15/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
MULTILEVEL DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11504935
|
Filing Dt:
|
08/15/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
DRAM CELLS AND ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
11505308
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
METHOD OF FORMING A UNIFORM COLOR FILTER ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11505759
|
Filing Dt:
|
08/16/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
FLIP CHIP PACKAGING USING RECESSED INTERPOSER TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11505773
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
NICKEL BONDING CAP OVER COPPER METALIZED BONDPADS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11506144
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES AND SYSTEMS INCLUDING AT LEAST ONE CONDUCTIVE PATHWAY EXTENDING AROUND A SIDE OF AT LEAST ONE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11506283
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
HYBRID ARITHMETIC LOGIC UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11506347
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHODS FOR FORMING SEMICONDUCTOR CONSTRUCTIONS, AND METHODS FOR SELECTIVELY ETCHING SILICON NITRIDE RELATIVE TO CONDUCTIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11506372
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHODS FOR RELEASABLY ATTACHING SACRIFICIAL SUPPORT MEMBERS TO MICROFEATURE WORKPIECES AND MICROFEATURE DEVICES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11506375
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR MINIMIZING NUMBER OF PROGRAMMING PULSES USED TO PROGRAM ROWS OF NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11506428
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
SINGLE LATCH DATA CIRCUIT IN A MULTIPLE LEVEL CELL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11506542
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHODS OF FORMING TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11506870
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR APPLYING TONAL CORRECTION TO IMAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11506874
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM SHARING AN OPERATIONAL AMPLIFIER BETWEEN TWO STAGES OF PIPELINED ADC AND/OR TWO CHANNELS OF SIGNAL PROCESSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11506986
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHODS OF FORMING STRAINED SEMICONDUCTOR CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11507291
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD OF SELECTIVELY REMOVING CONDUCTIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11507408
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH BOTH SINGLE AND MULTIPLE LEVEL CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11507596
|
Filing Dt:
|
08/22/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD FOR MODIFYING DATA MORE THAN ONCE IN A MULTI-LEVEL CELL MEMORY LOCATION WITHIN A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11507695
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS HAVING LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11507696
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
MEMORY ARRAYS AND METHODS OF FABRICATING MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11508047
|
Filing Dt:
|
08/22/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR FABRICATING A FIN FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11508103
|
Filing Dt:
|
08/22/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
REDUCING EFFECTS OF PROGRAM DISTURB IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11508325
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
COLUMN/ROW REDUNDANCY ARCHITECTURE USING LATCHES PROGRAMMED FROM A LOOK UP TABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11508419
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
CIRCUIT MODULE TESTING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11508728
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
MEMORY DEVICE DISTRIBUTED CONTROLLER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11508889
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR SELECTING PIXELS FOR AUTOMATIC WHITE BALANCE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11509139
|
Filing Dt:
|
08/24/2006
|
Title:
|
MEMORY DEVICE INTERNAL PARAMETER RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11509291
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
MICROELECTRONIC PACKAGES WITH LEADFRAMES, INCLUDING LEADFRAMES CONFIGURED FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
11509292
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
APPARATUS AND METHODS FOR TESTING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11509310
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
MEMORY ADDRESS REPAIR WITHOUT ENABLE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11509441
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11509710
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM PROVIDING AN IMAGER WITH PIXELS HAVING EXTENDED DYNAMIC RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11509711
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SELF-ALIGNED, PLANAR PHASE CHANGE MEMORY ELEMENTS AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11509712
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM PROVIDING ADJUSTMENT OF PIXEL DEFECT MAP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11509713
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
PROGRAMMABLE RESISTANCE MEMORY DEVICES AND SYSTEMS USING THE SAME AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11509952
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR READING AN ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11509955
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR READING AN ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11509956
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR READING AN ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11509990
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
PACKAGED MICRODEVICES AND METHODS FOR MANUFACTURING PACKAGED MICRODEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11510010
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
PHOTORESIST PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11510025
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
11510026
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
PRE-ENCAPSULATED LEAD FRAMES FOR MICROELECTRONIC DEVICE PACKAGES, AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11510599
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
DATA DOWNLOAD TO IMAGER CHIP USING IMAGE SENSOR AS A RECEPTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
11510703
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
COLOR FILTER ARRAY, IMAGERS AND SYSTEMS HAVING SAME, AND METHODS OF FABRICATION AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11510803
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
ATOMIC LAYER DEPOSITED BARIUM STRONTIUM TITANIUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11510848
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
DATA CONTROLLED POWER SUPPLY APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11510945
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
BURIED DECOUPLING CAPACITORS, DEVICES AND SYSTEMS INCLUDING SAME, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11511005
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
METHOD FOR FABRICATING BOARD ON CHIP (BOC) SEMICONDUCTOR PACKAGE WITH CIRCUIT SIDE POLYMER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11511038
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
NAND FLASH MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11511172
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM RELATING TO AUTOMATIC CELL THRESHOLD VOLTAGE MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11511184
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METAL CORE FOLDOVER PACKAGE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11511209
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
SKIMMED CHARGE CAPTURE AND CHARGE PACKET REMOVAL FOR INCREASED EFFECTIVE PIXEL PHOTOSENSOR FULL WELL CAPACITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11511310
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM PROVIDING A STORAGE GATE PIXEL WITH HIGH DYNAMIC RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11511311
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
ENHANCED MEMORY DENSITY RESISTANCE VARIABLE MEMORY CELLS, ARRAYS, DEVICES AND SYSTEMS INCLUDING THE SAME, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11511312
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY DEVICE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11511451
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM PROVIDING ADJUSTABLE MEMORY PAGE CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11511507
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
SEMICONDUCTOR MANUFACTURING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
11511541
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING FINE PITCH ARRAYS WITH STAGGERED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11511543
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR OUTPUT DRIVER CALIBRATION, AND MEMORY DEVICES AND SYSTEM EMBODYING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11511596
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICES, ASSEMBLIES AND CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11511619
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHODS FOR SELECTIVELY FILLING APERTURES IN A SUBSTRATE TO FORM CONDUCTIVE VIAS WITH A LIQUID USING A VACUUM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11511653
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
METHOD OF FABRICATING A STACKED DIE IN DIE BGA PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11511689
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHODS AND TOOLS FOR CONTROLLING THE REMOVAL OF MATERIAL FROM MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11511690
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
MICROFEATURE WORKPIECES HAVING CONDUCTIVE INTERCONNECT STRUCTURES FORMED BY CHEMICALLY REACTIVE PROCESSES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11511746
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
ROW DRIVER CIRCUITRY FOR IMAGING DEVICES AND RELATED METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11511781
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHODS FOR ATTACHING MICROFEATURE DIES TO EXTERNAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11511941
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
STACKED DIE IN DIE BGA PACKAGE
|
|