|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11847841
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING OSCILLATION IN SYNCHRONOUS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11847908
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIGITAL PHASE GENERATION FOR HIGH FREQUENCY CLOCK APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11848511
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
HIGH VOLTAGE SWITCHING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11848726
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
METHOD OF FORMING A CARBON-CONTAINING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11848767
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR AMPLIFYING A REGULATED DIFFERENTIAL SIGNAL TO A HIGHER VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11848836
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
INTERCONNECTS FOR PACKAGED SEMICONDUCTOR DEVICES AND METHODS FOR MANUFACTURING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11848893
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
MRAM LAYER HAVING DOMAIN WALL TRAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11849043
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
TECHNIQUE TO IMPROVE THE GAIN AND SIGNAL TO NOISE RATIO IN CMOS SWITCHED CAPACITOR AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11849379
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11849522
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11849813
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITRY, METHODS OF FORMING MEMORY CIRCUITRY, AND METHODS OF FORMING FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
11851245
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
Methods For Treating Surfaces, and Methods For Removing One Or More Materials from Surfaces
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11851439
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
MEMORY CONTROLLER SELF-CALIBRATION FOR REMOVING SYSTEMIC INFLUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11851484
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS, AND METHODS OF FORMING FLASH MEMORY STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11851649
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERSION WINDOW ADJUSTMENT BASED ON REFERENCE CELLS IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11851787
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
IMAGER DIE PACKAGE AND METHODS OF PACKAGING AN IMAGER DIE ON A TEMPORARY CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11851993
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11852937
|
Filing Dt:
|
09/10/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
SERIAL MEMORY COMPRISING MEANS FOR PROTECTING AN EXTENDED MEMORY ARRAY DURING A WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11853460
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
STORING OPERATIONAL INFORMATION IN AN ARRAY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11853578
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
REDUCING NOISE IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11854225
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11854432
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
DISPATCH MECHANISM FOR DISPATCHING INSTRUCTIONS FROM A HOST PROCESSOR TO A CO-PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11854933
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
SIGNAL TRANSFER APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11854973
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
OFF-CHIP DRIVER APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11856352
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
DYNAMICALLY ADJUSTING OPERATION OF A CIRCUIT WITHIN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11856556
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
PREVENTION OF PHOTORESIST SCUMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11856624
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
SYSTEM, APPARATUS, AND METHOD TO INCREASE READ AND WRITE STABILITY OF SCALED SRAM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11857286
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11857325
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
USE OF NON-VOLATILE MEMORY TO PERFORM ROLLBACK FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
11857682
|
Filing Dt:
|
09/19/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
BURIED LOW-RESISTANCE METAL WORD LINES FOR CROSS-POINT VARIABLE-RESISTANCE MATERIAL MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11857707
|
Filing Dt:
|
09/19/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
11857943
|
Filing Dt:
|
09/19/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
METHODS OF FORMING CHARGE-TRAPPING REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11858419
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
OPTIMIZED OPTICAL LITHOGRAPHY ILLUMINATION SOURCE FOR USE DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11858727
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
PERIODIC SIGNAL DELAY APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11859776
|
Filing Dt:
|
09/23/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
STACKED SEMICONDUCTOR COMPONENTS WITH THROUGH WIRE INTERCONNECTS (TWI)
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11860691
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIGITAL PHASE GENERATION AT HIGH FREQUENCIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11861094
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
SEMICONDUCTOR DIES WITH RECESSES, ASSOCIATED LEADFRAMES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11861665
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SPUTTERING-LESS ULTRA-LOW ENERGY ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11861959
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
MULTI-BANK MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11862387
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
BACK GATED SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11862684
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS FOR INDEPENDENT OUTPUT DRIVE STRENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11862744
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH COPPER WIREBOND SITES AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11862831
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
TEMPERATURE SENSOR, DEVICE AND SYSTEM INCLUDING SAME, AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11862933
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROCESSING SIGNALS IN HIGH SPEED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11863425
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
MICROELECTRONIC DIE PACKAGES WITH METAL LEADS, INCLUDING METAL LEADS FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
11863535
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A TRANSISTOR GATE HAVING MULTIPLE VERTICALLY ORIENTED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11863579
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
PARTITIONED THROUGH-LAYER VIA AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11866264
|
Filing Dt:
|
10/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING TEMPERATURE-COMPENSATED READ AND VERIFY OPERATIONS IN FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11866813
|
Filing Dt:
|
10/03/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
EQUALIZER CIRCUITRY FOR MITIGATING PRE-CURSOR AND POST-CURSOR INTERSYMBOL INTERFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11867396
|
Filing Dt:
|
10/04/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
ANTIFUSE CIRCUIT WITH WELL BIAS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11867733
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11868042
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
REDUCING EFFECTS OF PROGRAM DISTURB IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
11868331
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
Methods of Processing Substrates and Methods of Forming Conductive Connections to Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11868899
|
Filing Dt:
|
10/08/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE VIAS AND METHODS OF FORMING MULTICHIP MODULES INCLUDING SUCH CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11869204
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
PLATING BUSS AND A METHOD OF USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
11869407
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
CHEMISTRY AND COMPOSITIONS FOR MANUFACTURING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11869868
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
NON-EQUAL THRESHOLD VOLTAGE RANGES IN MLC NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11870128
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
MEMORY CELL STORAGE NODE LENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11871339
|
Filing Dt:
|
10/12/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
MEMORY CELLS, ELECTRONIC SYSTEMS, METHODS OF FORMING MEMORY CELLS, AND METHODS OF PROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11871340
|
Filing Dt:
|
10/12/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
STACKED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING STACKED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11871569
|
Filing Dt:
|
10/12/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
METHODS FOR ETCHING DOPED OXIDES IN THE MANUFACTURE OF MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11872055
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
PROCESS FOR FORMING RESIST PATTERN, AND RESIST COATING AND DEVELOPING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11872130
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
MEMORY CELL COMPRISING DYNAMIC RANDOM ACCESS MEMORY (DRAM) NANOPARTICLES AND NONVOLATILE MEMORY (NVM) NANOPARTICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11872227
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
ELECTRO- AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11872489
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
METHOD OF FABRICATING A STACKED DIE HAVING A RECESS IN A DIE BGA PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11872607
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH BOND-PADS AND METHODS OF FORMING BUMP SITES ON BOND-PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11872794
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11873118
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
RECONFIGURABLE CONNECTIONS FOR STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
11873805
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
BOOT BLOCK FEATURES IN SYNCHRONOUS SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
11873816
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11873826
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR SETTING ACCESS AND MODIFICATION FOR SYNCHRONOUS SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11873833
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR DATA READ OF A SYNCHRONOUS SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
11873894
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
MEMORY DEVICE PROGRAM WINDOW ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11874531
|
Filing Dt:
|
10/18/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
STACKABLE CERAMIC FBGA FOR HIGH THERMAL APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11874609
|
Filing Dt:
|
10/18/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
POWER ON RESET CIRCUITRY IN ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11876406
|
Filing Dt:
|
10/22/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
MEMORY CELL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11876477
|
Filing Dt:
|
10/22/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
APPARATUS AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11877868
|
Filing Dt:
|
10/24/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS FOR A HIGH VOLTAGE TOLERANT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11878209
|
Filing Dt:
|
07/23/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A PSEUDO POWER SUPPLY WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11878294
|
Filing Dt:
|
07/23/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A GERMANIUM SILICIDE FILM ON A SELECTIVE EPITAXIAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11879396
|
Filing Dt:
|
07/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
TECHNIQUES FOR REDUCING LEAKAGE CURRENT IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11879877
|
Filing Dt:
|
07/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
REFRESH OF NON-VOLATILE MEMORY CELLS BASED ON FATIGUE CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11879907
|
Filing Dt:
|
07/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
ANALOG SENSING OF MEMORY CELLS IN A SOLID STATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11880003
|
Filing Dt:
|
07/18/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
REDUCTION OF FIELD EDGE THINNING IN PERIPHERAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11880293
|
Filing Dt:
|
07/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
SYSTEMS, METHODS AND DEVICES FOR LIMITING CURRENT CONSUMPTION UPON POWER-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11880961
|
Filing Dt:
|
07/24/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
MEMORY HUB TESTER INTERFACE AND METHOD FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11881219
|
Filing Dt:
|
07/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
PROGRAMMING BASED ON CONTROLLER PERFORMANCE REQUIREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11881239
|
Filing Dt:
|
07/26/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDES USING METAL DIKETONATES AND/OR KETOIMINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11881262
|
Filing Dt:
|
07/26/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
METHODS OF REDUCING DATA DEPENDENT NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11881335
|
Filing Dt:
|
07/25/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPEN-LOOP SYNTHESIS OF OUTPUT CLOCK SIGNALS HAVING A SELECTED PHASE RELATIVE TO AN INPUT CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11881343
|
Filing Dt:
|
07/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
DYNAMIC VOLUME MANAGEMENT FOR FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11881423
|
Filing Dt:
|
07/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
CELL DETERIORATION WARNING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11881469
|
Filing Dt:
|
07/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING BACKSIDE REDISTRIBUTION LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11881472
|
Filing Dt:
|
07/26/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
OUTPUT BUFFER AND METHOD HAVING A SUPPLY VOLTAGE INSENSITIVE SLEW RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11881505
|
Filing Dt:
|
07/27/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SUPPLY VOLTAGE DISTRIBUTION SYSTEM WITH REDUCED RESISTANCE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11882827
|
Filing Dt:
|
08/06/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11882991
|
Filing Dt:
|
08/08/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD OF PRODUCING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11885824
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
VOLTAGE PROTECTION CIRCUIT FOR THIN OXIDE TRANSISTORS, AND MEMORY DEVICE AND PROCESSOR-BASED SYSTEM USING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11888122
|
Filing Dt:
|
07/31/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
System and method for providing semiconductor device features using a protective layer
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
11888829
|
Filing Dt:
|
08/02/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
VOLTAGE TRIMMING
|
|