USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	038669/0001			Pages:	961
		Recorded:	05/12/2016
Attorney Dkt #:	4816.228
Conveyance:	SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 18018
Page 124 of 181
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181

Patent #:	NONE	Issue Dt:		Application #:	12355412	Filing Dt:	01/16/2009
Publication #:	US20100182580	Pub Dt:	07/22/2010
Title:	PHOTOLITHOGRAPHY SYSTEMS WITH LOCAL EXPOSURE CORRECTION AND ASSOCIATED METHODS

Patent #:	7903478	Issue Dt:	03/08/2011	Application #:	12355466	Filing Dt:	01/16/2009
Title:	HIGH IMPEDANCE REFERENCE VOLTAGE DISTRIBUTION

Patent #:	7812652	Issue Dt:	10/12/2010	Application #:	12355523	Filing Dt:	01/16/2009
Publication #:	US20100182057	Pub Dt:	07/22/2010
Title:	LOCKED LOOPS, BIAS GENERATORS, CHARGE PUMPS AND METHODS FOR GENERATING CONTROL VOLTAGES

Patent #:	7696778	Issue Dt:	04/13/2010	Application #:	12355593	Filing Dt:	01/16/2009
Title:	SYSTEMS AND METHODS FOR DETECTING TERMINAL STATE AND SETTING OUTPUT DRIVER IMPEDANCE

Patent #:	7969782	Issue Dt:	06/28/2011	Application #:	12355934	Filing Dt:	01/19/2009
Publication #:	US20100080060	Pub Dt:	04/01/2010
Title:	DETERMINING MEMORY PAGE STATUS

Patent #:	7795725	Issue Dt:	09/14/2010	Application #:	12356384	Filing Dt:	01/20/2009
Publication #:	US20090122486	Pub Dt:	05/14/2009
Title:	SEMICONDUCTOR PACKAGES

Patent #:	8392687	Issue Dt:	03/05/2013	Application #:	12356725	Filing Dt:	01/21/2009
Publication #:	US20100185802	Pub Dt:	07/22/2010
Title:	SOLID STATE MEMORY FORMATTING

Patent #:	8180995	Issue Dt:	05/15/2012	Application #:	12356765	Filing Dt:	01/21/2009
Publication #:	US20100185830	Pub Dt:	07/22/2010
Title:	LOGICAL ADDRESS OFFSET IN RESPONSE TO DETECTING A MEMORY FORMATTING OPERATION

Patent #:	7872507	Issue Dt:	01/18/2011	Application #:	12356916	Filing Dt:	01/21/2009
Publication #:	US20100182058	Pub Dt:	07/22/2010
Title:	DELAY LINES, METHODS FOR DELAYING A SIGNAL, AND DELAY LOCK LOOPS

Patent #:	7785961	Issue Dt:	08/31/2010	Application #:	12357196	Filing Dt:	01/21/2009
Publication #:	US20090130807	Pub Dt:	05/21/2009
Title:	TRENCH DRAM CELL WITH VERTICAL DEVICE AND BURIED WORD LINES

Patent #:	7825700	Issue Dt:	11/02/2010	Application #:	12357549	Filing Dt:	01/22/2009
Publication #:	US20090128195	Pub Dt:	05/21/2009
Title:	INTEGRATED CIRCUIT COMPARATOR OR AMPLIFIER

Patent #:	8014208	Issue Dt:	09/06/2011	Application #:	12357940	Filing Dt:	01/22/2009
Title:	ERASE VERIFICATION FOR FLASH MEMORY

Patent #:	7747090	Issue Dt:	06/29/2010	Application #:	12358343	Filing Dt:	01/23/2009
Publication #:	US20090129686	Pub Dt:	05/21/2009
Title:	SCAN LINE TO BLOCK RE-ORDERING BUFFER FOR IMAGE COMPRESSION

Patent #:	8169841	Issue Dt:	05/01/2012	Application #:	12358977	Filing Dt:	01/23/2009
Publication #:	US20100188906	Pub Dt:	07/29/2010
Title:	STROBE APPARATUS, SYSTEMS, AND METHODS

Patent #:	8127185	Issue Dt:	02/28/2012	Application #:	12359014	Filing Dt:	01/23/2009
Publication #:	US20100192041	Pub Dt:	07/29/2010
Title:	MEMORY DEVICES AND METHODS FOR MANAGING ERROR REGIONS

Patent #:	9105323	Issue Dt:	08/11/2015	Application #:	12359039	Filing Dt:	01/23/2009
Publication #:	US20100191999	Pub Dt:	07/29/2010
Title:	MEMORY DEVICE POWER MANAGERS AND METHODS

Patent #:	8564274	Issue Dt:	10/22/2013	Application #:	12359299	Filing Dt:	01/24/2009
Publication #:	US20100188058	Pub Dt:	07/29/2010
Title:	REFERENCE VOLTAGE GENERATION FOR SINGLE-ENDED COMMUNICATION CHANNELS

Patent #:	8327040	Issue Dt:	12/04/2012	Application #:	12359537	Filing Dt:	01/26/2009
Publication #:	US20100191874	Pub Dt:	07/29/2010
Title:	HOST CONTROLLER

Patent #:	7960803	Issue Dt:	06/14/2011	Application #:	12359748	Filing Dt:	01/26/2009
Publication #:	US20090134499	Pub Dt:	05/28/2009
Title:	Electronic device having a hafnium nitride and hafnium oxide film

Patent #:	7851292	Issue Dt:	12/14/2010	Application #:	12359859	Filing Dt:	01/26/2009
Publication #:	US20090161438	Pub Dt:	06/25/2009
Title:	METHODS OF FORMING AND PROGRAMMING FLOATING-GATE MEMORY CELLS HAVING CARBON NANOTUBES

Patent #:	7888737	Issue Dt:	02/15/2011	Application #:	12360165	Filing Dt:	01/27/2009
Publication #:	US20090212365	Pub Dt:	08/27/2009
Title:	SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

Patent #:	7852668	Issue Dt:	12/14/2010	Application #:	12360496	Filing Dt:	01/27/2009
Publication #:	US20090129167	Pub Dt:	05/21/2009
Title:	SEMICONDUCTOR MAGNETIC MEMORY INTEGRATING A MAGNETIC TUNNELING JUNCTION ABOVE A FLOATING-GATE MEMORY CELL

Patent #:	8334211	Issue Dt:	12/18/2012	Application #:	12360738	Filing Dt:	01/27/2009
Publication #:	US20090130852	Pub Dt:	05/21/2009
Title:	PROCESS FOR IMPROVING CRITICAL DIMENSION UNIFORMITY OF INTEGRATED CIRCUIT ARRAYS

Patent #:	7928782	Issue Dt:	04/19/2011	Application #:	12361320	Filing Dt:	01/28/2009
Publication #:	US20100188125	Pub Dt:	07/29/2010
Title:	DIGITAL LOCKED LOOPS AND METHODS WITH CONFIGURABLE OPERATING PARAMETERS

Patent #:	7657723	Issue Dt:	02/02/2010	Application #:	12361400	Filing Dt:	01/28/2009
Publication #:	US20090132790	Pub Dt:	05/21/2009
Title:	SYSTEM AND METHOD FOR PROCESSOR WITH PREDICTIVE MEMORY RETRIEVAL ASSIST

Patent #:	NONE	Issue Dt:		Application #:	12362621	Filing Dt:	01/30/2009
Publication #:	US20090137067	Pub Dt:	05/28/2009
Title:	METHOD FOR FORMING AN INDUCTOR

Patent #:	8189376	Issue Dt:	05/29/2012	Application #:	12363841	Filing Dt:	02/02/2009
Publication #:	US20090200612	Pub Dt:	08/13/2009
Title:	INTEGRATED CIRCUIT HAVING MEMORY CELLS INCLUDING GATE MATERIAL HAVING HIGH WORK FUNCTION, AND METHOD OF MANUFACTURING SAME

Patent #:	7705429	Issue Dt:	04/27/2010	Application #:	12364073	Filing Dt:	02/02/2009
Publication #:	US20090166806	Pub Dt:	07/02/2009
Title:	EPITAXIAL SEMICONDUCTOR LAYER AND METHOD

Patent #:	8035179	Issue Dt:	10/11/2011	Application #:	12364342	Filing Dt:	02/02/2009
Publication #:	US20090189238	Pub Dt:	07/30/2009
Title:	PACKAGED MICROELECTRONIC IMAGERS AND METHODS OF PACKAGING MICROELECTRONIC IMAGERS

Patent #:	8174061	Issue Dt:	05/08/2012	Application #:	12364809	Filing Dt:	02/03/2009
Publication #:	US20090134443	Pub Dt:	05/28/2009
Title:	FLOATING-GATE STRUCTURE WITH DIELECTRIC COMPONENT

Patent #:	8680650	Issue Dt:	03/25/2014	Application #:	12364843	Filing Dt:	02/03/2009
Publication #:	US20100195392	Pub Dt:	08/05/2010
Title:	CAPACITOR STRUCTURES HAVING IMPROVED AREA EFFICIENCY

Patent #:	8276042	Issue Dt:	09/25/2012	Application #:	12364900	Filing Dt:	02/03/2009
Publication #:	US20100199134	Pub Dt:	08/05/2010
Title:	DETERMINING SECTOR STATUS IN A MEMORY DEVICE

Patent #:	8099543	Issue Dt:	01/17/2012	Application #:	12364923	Filing Dt:	02/03/2009
Publication #:	US20100199019	Pub Dt:	08/05/2010
Title:	METHODS OF OPERARTING MEMORY DEVICES WITHIN A COMMUNICATION PROTOCOL STANDARD TIMEOUT REQUIREMENT

Patent #:	8093129	Issue Dt:	01/10/2012	Application #:	12365037	Filing Dt:	02/03/2009
Publication #:	US20100197095	Pub Dt:	08/05/2010
Title:	METHODS OF FORMING MEMORY CELLS

Patent #:	8058126	Issue Dt:	11/15/2011	Application #:	12365519	Filing Dt:	02/04/2009
Publication #:	US20100193853	Pub Dt:	08/05/2010
Title:	SEMICONDUCTOR DEVICES AND STRUCTURES INCLUDING AT LEAST PARTIALLY FORMED CONTAINER CAPACITORS AND METHODS OF FORMING THE SAME

Patent #:	8254174	Issue Dt:	08/28/2012	Application #:	12365533	Filing Dt:	02/04/2009
Publication #:	US20100195399	Pub Dt:	08/05/2010
Title:	MEMORY SEGMENT ACCESSING IN A MEMORY DEVICE

Patent #:	8233329	Issue Dt:	07/31/2012	Application #:	12365589	Filing Dt:	02/04/2009
Publication #:	US20100091582	Pub Dt:	04/15/2010
Title:	ARCHITECTURE AND METHOD FOR MEMORY PROGRAMMING

Patent #:	8683164	Issue Dt:	03/25/2014	Application #:	12365712	Filing Dt:	02/04/2009
Publication #:	US20100195421	Pub Dt:	08/05/2010
Title:	STACKED-DIE MEMORY SYSTEMS AND METHODS FOR TRAINING STACKED-DIE MEMORY SYSTEMS

Patent #:	7927975	Issue Dt:	04/19/2011	Application #:	12365734	Filing Dt:	02/04/2018
Publication #:	US20100193897	Pub Dt:	08/05/2010
Title:	SEMICONDUCTOR MATERIAL MANUFACTURE

Patent #:	8645749	Issue Dt:	02/04/2014	Application #:	12365816	Filing Dt:	02/04/2009
Publication #:	US20100199125	Pub Dt:	08/05/2010
Title:	Systems and Methods for Storing and Recovering Controller Data in Non-Volatile Memory Devices

Patent #:	7944755	Issue Dt:	05/17/2011	Application #:	12366216	Filing Dt:	02/05/2009
Publication #:	US20100195403	Pub Dt:	08/05/2010
Title:	ERASE VERIFY IN MEMORY DEVICES

Patent #:	9087025	Issue Dt:	07/21/2015	Application #:	12366379	Filing Dt:	02/05/2009
Publication #:	US20100199017	Pub Dt:	08/05/2010
Title:	DATA ENCODING USING SPARE CHANNELS IN A MEMORY SYSTEM

Patent #:	7619453	Issue Dt:	11/17/2009	Application #:	12366512	Filing Dt:	02/05/2009
Publication #:	US20090146712	Pub Dt:	06/11/2009
Title:	DELAY-LOCKED LOOP (DLL) SYSTEM FOR DETERMINING FORWARD CLOCK PATH DELAY

Patent #:	7983085	Issue Dt:	07/19/2011	Application #:	12367097	Filing Dt:	02/06/2009
Publication #:	US20100202201	Pub Dt:	08/12/2010
Title:	MEMORY ARRAY WITH INVERTED DATA-LINE PAIRS

Patent #:	8014195	Issue Dt:	09/06/2011	Application #:	12367154	Filing Dt:	02/06/2009
Publication #:	US20090201723	Pub Dt:	08/13/2009
Title:	SINGLE TRANSISTOR MEMORY CELL

Patent #:	8105862	Issue Dt:	01/31/2012	Application #:	12367360	Filing Dt:	02/06/2009
Publication #:	US20090142709	Pub Dt:	06/04/2009
Title:	IMAGER WITH TUNED COLOR FILTER

Patent #:	8502182	Issue Dt:	08/06/2013	Application #:	12367395	Filing Dt:	02/06/2009
Publication #:	US20100200830	Pub Dt:	08/12/2010
Title:	MEMORY DEVICE HAVING SELF-ALIGNED CELL STRUCTURE

Patent #:	7863133	Issue Dt:	01/04/2011	Application #:	12367409	Filing Dt:	02/06/2009
Publication #:	US20090142893	Pub Dt:	06/04/2009
Title:	OXIDE EPITAXIAL ISOLATION

Patent #:	7729197	Issue Dt:	06/01/2010	Application #:	12368148	Filing Dt:	02/09/2009
Publication #:	US20090190420	Pub Dt:	07/30/2009
Title:	MEMORY DEVICE HAVING A DELAY LOCKED LOOP WITH FREQUENCY CONTROL

Patent #:	7885116	Issue Dt:	02/08/2011	Application #:	12368271	Filing Dt:	02/09/2009
Publication #:	US20090154249	Pub Dt:	06/18/2009
Title:	SENSE AMPLIFIER FOR LOW-SUPPLY-VOLTAGE NONVOLATILE MEMORY CELLS

Patent #:	7738294	Issue Dt:	06/15/2010	Application #:	12368666	Filing Dt:	02/10/2009
Publication #:	US20090154238	Pub Dt:	06/18/2009
Title:	PROGRAMMING MULTILEVEL CELL MEMORY ARRAYS

Patent #:	7746700	Issue Dt:	06/29/2010	Application #:	12368694	Filing Dt:	02/10/2009
Publication #:	US20090147584	Pub Dt:	06/11/2009
Title:	NAND ARCHITECTURE MEMORY DEVICES AND OPERATION

Patent #:	8076727	Issue Dt:	12/13/2011	Application #:	12369294	Filing Dt:	02/11/2009
Publication #:	US20090146200	Pub Dt:	06/11/2009
Title:	MAGNESIUM-DOPED ZINC OXIDE STRUCTURES AND METHODS

Patent #:	7911872	Issue Dt:	03/22/2011	Application #:	12371052	Filing Dt:	02/13/2009
Publication #:	US20090147599	Pub Dt:	06/11/2009
Title:	COLUMN/ROW REDUNDANCY ARCHITECTURE USING LATCHES PROGRAMMED FROM A LOOK UP TABLE

Patent #:	7920427	Issue Dt:	04/05/2011	Application #:	12371294	Filing Dt:	02/13/2009
Publication #:	US20100208523	Pub Dt:	08/19/2010
Title:	DYNAMIC SOFT PROGRAM TRIMS

Patent #:	8364901	Issue Dt:	01/29/2013	Application #:	12371389	Filing Dt:	02/13/2009
Publication #:	US20100211745	Pub Dt:	08/19/2010
Title:	MEMORY PREFETCH SYSTEMS AND METHODS

Patent #:	7940559	Issue Dt:	05/10/2011	Application #:	12371551	Filing Dt:	02/13/2009
Publication #:	US20090141550	Pub Dt:	06/04/2009
Title:	MEMORY ARRAY HAVING A PROGRAMMABLE WORD LENGTH, AND METHOD OF OPERATING SAME

Patent #:	7734891	Issue Dt:	06/08/2010	Application #:	12372153	Filing Dt:	02/17/2009
Publication #:	US20090172342	Pub Dt:	07/02/2009
Title:	ROBUST INDEX STORAGE FOR NON-VOLATILE MEMORY

Patent #:	8003985	Issue Dt:	08/23/2011	Application #:	12372280	Filing Dt:	02/17/2009
Publication #:	US20090152620	Pub Dt:	06/18/2009
Title:	APPARATUS HAVING A DIELECTRIC CONTAINING SCANDIUM AND GADOLINIUM

Patent #:	7813194	Issue Dt:	10/12/2010	Application #:	12372331	Filing Dt:	02/17/2009
Publication #:	US20090147600	Pub Dt:	06/11/2009
Title:	APPARATUS AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY

Patent #:	8375157	Issue Dt:	02/12/2013	Application #:	12372405	Filing Dt:	02/17/2009
Publication #:	US20090154254	Pub Dt:	06/18/2009
Title:	CLUSTER BASED NON-VOLATILE MEMORY TRANSLATION LAYER

Patent #:	8747557	Issue Dt:	06/10/2014	Application #:	12381088	Filing Dt:	03/05/2009
Publication #:	US20090308312	Pub Dt:	12/17/2009
Title:	Devices for positioning carbon nanoparticles, and systems for controlling placement of nanoparticles

Patent #:	8195899	Issue Dt:	06/05/2012	Application #:	12388366	Filing Dt:	02/18/2009
Publication #:	US20100082884	Pub Dt:	04/01/2010
Title:	MEMORY CELL OPERATION

Patent #:	7940590	Issue Dt:	05/10/2011	Application #:	12388656	Filing Dt:	02/19/2009
Publication #:	US20090213657	Pub Dt:	08/27/2009
Title:	ELECTRONIC DEVICE COMPRISING NON VOLATILE MEMORY CELLS AND CORRESPONDING PROGRAMMING METHOD

Patent #:	7781868	Issue Dt:	08/24/2010	Application #:	12388697	Filing Dt:	02/19/2009
Publication #:	US20090152703	Pub Dt:	06/18/2009
Title:	SEMICONDUCTOR COMPONENTS HAVING THROUGH INTERCONNECTS AND BACKSIDE REDISTRIBUTION CONDUCTORS

Patent #:	8223551	Issue Dt:	07/17/2012	Application #:	12389048	Filing Dt:	02/19/2009
Publication #:	US20100208524	Pub Dt:	08/19/2010
Title:	SOFT LANDING FOR DESIRED PROGRAM THRESHOLD VOLTAGE

Patent #:	8386724	Issue Dt:	02/26/2013	Application #:	12389105	Filing Dt:	02/19/2009
Publication #:	US20100211733	Pub Dt:	08/19/2010
Title:	METHODS AND APPARATUS FOR DESIGNATING OR USING DATA STATUS INDICATORS

Patent #:	8021897	Issue Dt:	09/20/2011	Application #:	12389142	Filing Dt:	02/19/2009
Publication #:	US20100207168	Pub Dt:	08/19/2010
Title:	METHODS OF FABRICATING A CROSS POINT MEMORY ARRAY

Patent #:	8549092	Issue Dt:	10/01/2013	Application #:	12389200	Filing Dt:	02/19/2009
Publication #:	US20100211721	Pub Dt:	08/19/2010
Title:	MEMORY NETWORK METHODS, APPARATUS, AND SYSTEMS

Patent #:	7989285	Issue Dt:	08/02/2011	Application #:	12390920	Filing Dt:	02/23/2009
Publication #:	US20090155976	Pub Dt:	06/18/2009
Title:	METHOD OF FORMING A FILM CONTAINING DYSPROSIUM OXIDE AND HAFNIUM OXIDE USING ATOMIC LAYER DEPOSITION

Patent #:	8198172	Issue Dt:	06/12/2012	Application #:	12392742	Filing Dt:	02/25/2009
Publication #:	US20100213578	Pub Dt:	08/26/2010
Title:	METHODS OF FORMING INTEGRATED CIRCUITS USING DONOR AND ACCEPTOR SUBSTRATES

Patent #:	7719917	Issue Dt:	05/18/2010	Application #:	12393464	Filing Dt:	02/26/2009
Publication #:	US20090161473	Pub Dt:	06/25/2009
Title:	METHOD AND APPARATUS FOR MANAGING BEHAVIOR OF MEMORY DEVICES

Patent #:	8088691	Issue Dt:	01/03/2012	Application #:	12393893	Filing Dt:	02/26/2009
Publication #:	US20090159560	Pub Dt:	06/25/2009
Title:	SELECTIVE ETCH CHEMISTRIES FOR FORMING HIGH ASPECT RATIO FEATURES AND ASSOCIATED STRUCTURES

Patent #:	7900162	Issue Dt:	03/01/2011	Application #:	12394282	Filing Dt:	02/27/2009
Publication #:	US20090198880	Pub Dt:	08/06/2009
Title:	READ STROBE FEEDBACK IN A MEMORY SYSTEM

Patent #:	7838360	Issue Dt:	11/23/2010	Application #:	12394711	Filing Dt:	02/27/2009
Publication #:	US20090191677	Pub Dt:	07/30/2009
Title:	MEMORY ARRAY WITH SURROUNDING GATE ACCESS TRANSISTORS AND CAPACITORS WITH GLOBAL AND STAGGERED LOCAL BIT LINES

Patent #:	7944019	Issue Dt:	05/17/2011	Application #:	12395254	Filing Dt:	02/27/2009
Publication #:	US20090189680	Pub Dt:	07/30/2009
Title:	VOLTAGE-CONTROLLED SEMICONDUCTOR INDUCTOR AND METHOD

Patent #:	8045356	Issue Dt:	10/25/2011	Application #:	12395340	Filing Dt:	02/27/2009
Publication #:	US20100223406	Pub Dt:	09/02/2010
Title:	MEMORY MODULES HAVING DAISY CHAIN WIRING CONFIGURATIONS AND FILTERS

Patent #:	7898064	Issue Dt:	03/01/2011	Application #:	12395989	Filing Dt:	03/02/2009
Publication #:	US20090160030	Pub Dt:	06/25/2009
Title:	METHODS FOR FORMING THROUGH WAFER INTERCONNECTS AND STRUCTURES RESULTING THEREFROM

Patent #:	7923181	Issue Dt:	04/12/2011	Application #:	12396893	Filing Dt:	03/03/2009
Publication #:	US20100227260	Pub Dt:	09/09/2010
Title:	METHODS OF FORMING PHOTOMASKS

Patent #:	8124326	Issue Dt:	02/28/2012	Application #:	12396941	Filing Dt:	03/03/2009
Publication #:	US20100227282	Pub Dt:	09/09/2010
Title:	METHODS OF PATTERNING POSITIVE PHOTORESIST

Patent #:	8143167	Issue Dt:	03/27/2012	Application #:	12396952	Filing Dt:	03/03/2009
Publication #:	US20100062580	Pub Dt:	03/11/2010
Title:	FABRICATION PROCESSES FOR FORMING DUAL DEPTH TRENCHES USING A DRY ETCH THAT DEPOSITS A POLYMER

Patent #:	8133664	Issue Dt:	03/13/2012	Application #:	12397083	Filing Dt:	03/03/2009
Publication #:	US20100227281	Pub Dt:	09/09/2010
Title:	METHODS OF FORMING PATTERNS

Patent #:	8370645	Issue Dt:	02/05/2013	Application #:	12397149	Filing Dt:	03/03/2009
Publication #:	US20100229004	Pub Dt:	09/09/2010
Title:	PROTECTION OF SECURITY PARAMETERS IN STORAGE DEVICES

Patent #:	8095765	Issue Dt:	01/10/2012	Application #:	12397396	Filing Dt:	03/04/2009
Publication #:	US20100228940	Pub Dt:	09/09/2010
Title:	MEMORY BLOCK MANAGEMENT

Patent #:	8239614	Issue Dt:	08/07/2012	Application #:	12397402	Filing Dt:	03/04/2009
Publication #:	US20100228928	Pub Dt:	09/09/2010
Title:	MEMORY SUPER BLOCK ALLOCATION

Patent #:	7944049	Issue Dt:	05/17/2011	Application #:	12398049	Filing Dt:	03/04/2009
Publication #:	US20090224401	Pub Dt:	09/10/2009
Title:	SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

Patent #:	7935627	Issue Dt:	05/03/2011	Application #:	12398298	Filing Dt:	03/05/2009
Title:	FORMING LOW DIELECTRIC CONSTANT DIELECTRIC MATERIALS

Patent #:	7751236	Issue Dt:	07/06/2010	Application #:	12398789	Filing Dt:	03/05/2009
Publication #:	US20090196106	Pub Dt:	08/06/2009
Title:	MEM SUSPENDED GATE NON-VOLATILE MEMORY

Patent #:	7791143	Issue Dt:	09/07/2010	Application #:	12399266	Filing Dt:	03/06/2009
Publication #:	US20090166699	Pub Dt:	07/02/2009
Title:	SEMICONDUCTOR CONSTRUCTIONS

Patent #:	7626877	Issue Dt:	12/01/2009	Application #:	12399757	Filing Dt:	03/06/2009
Publication #:	US20090168551	Pub Dt:	07/02/2009
Title:	LOW VOLTAGE SENSE AMPLIFIER AND SENSING METHOD

Patent #:	7968862	Issue Dt:	06/28/2011	Application #:	12400044	Filing Dt:	03/09/2009
Publication #:	US20090166605	Pub Dt:	07/02/2009
Title:	PHASE CHANGE MEMORY ELEMENTS USING SELF-ALIGNED PHASE CHANGE MATERIAL LAYERS

Patent #:	7919385	Issue Dt:	04/05/2011	Application #:	12400410	Filing Dt:	03/09/2009
Publication #:	US20090170272	Pub Dt:	07/02/2009
Title:	SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME

Patent #:	7940103	Issue Dt:	05/10/2011	Application #:	12400495	Filing Dt:	03/09/2009
Publication #:	US20100225372	Pub Dt:	09/09/2010
Title:	DUTY CYCLE CORRECTION SYSTEMS AND METHODS

Patent #:	9735136	Issue Dt:	08/15/2017	Application #:	12400632	Filing Dt:	03/09/2009
Publication #:	US20100224976	Pub Dt:	09/09/2010
Title:	METHOD FOR EMBEDDING SILICON DIE INTO A STACKED PACKAGE

Patent #:	7969774	Issue Dt:	06/28/2011	Application #:	12401387	Filing Dt:	03/10/2009
Publication #:	US20100232220	Pub Dt:	09/16/2010
Title:	ELECTRONIC DEVICES FORMED OF TWO OR MORE SUBSTRATES BONDED TOGETHER, ELECTRONIC SYSTEMS COMPRISING ELECTRONIC DEVICES AND METHODS OF MAKING ELECTRONIC DEVICES

Patent #:	8102013	Issue Dt:	01/24/2012	Application #:	12401404	Filing Dt:	03/10/2009
Publication #:	US20090173979	Pub Dt:	07/09/2009
Title:	LANTHANIDE DOPED TIOX FILMS

Patent #:	8148225	Issue Dt:	04/03/2012	Application #:	12401555	Filing Dt:	03/10/2009
Publication #:	US20090176338	Pub Dt:	07/09/2009
Title:	FULLY-DEPLETED (FD)(SOI) MOSFET ACCESS TRANSISTOR AND METHOD OF FABRICATION

Patent #:	8647982	Issue Dt:	02/11/2014	Application #:	12401566	Filing Dt:	03/10/2009
Publication #:	US20090176362	Pub Dt:	07/09/2009
Title:	METHODS OF FORMING INTERCONNECTS IN A SEMICONDUCTOR STRUCTURE

Patent #:	7737022	Issue Dt:	06/15/2010	Application #:	12401996	Filing Dt:	03/11/2009
Publication #:	US20090176365	Pub Dt:	07/09/2009
Title:	CONTACT FORMATION

100

Patent #:	8178396	Issue Dt:	05/15/2012	Application #:	12402103	Filing Dt:	03/11/2009
Publication #:	US20100230724	Pub Dt:	09/16/2010
Title:	METHODS FOR FORMING THREE-DIMENSIONAL MEMORY DEVICES, AND RELATED STRUCTURES

Assignor

MICRON TECHNOLOGY, INC.

Exec Dt:

04/26/2016

Assignee

U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT

633 WEST FIFTH STREET, 24TH FLOOR

LOS ANGELES, CALIFORNIA 90071

Correspondence name and address
	WSGR, C/O QUI LU, SENIOR PARALEGAL
	650 PAGE MILL ROAD
	FH 2-1 P12
	PALO ALTO, CA 94304

Search Results as of: 05/14/2024 09:05 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6