|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12500207
|
Filing Dt:
|
07/09/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
DATA SERIALIZERS, OUTPUT BUFFERS, MEMORY DEVICES AND METHODS OF SERIALIZING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12500240
|
Filing Dt:
|
07/09/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
COMMAND LATENCY SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12500738
|
Filing Dt:
|
07/10/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
UNSYMMETRICAL LIGAND SOURCES, REDUCED SYMMETRY METAL-CONTAINING COMPOUNDS, AND SYSTEMS AND METHODS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12501797
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS FOR REDUCING STRESS IN MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12501872
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
METHOD OF FORMING MICRO-LENSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12501955
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
RUTHENIUM SILICIDE DIFFUSION BARRIER LAYERS AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12502055
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
MEMORY DEVICE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12502537
|
Filing Dt:
|
07/14/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
PROGRAMMING METHOD TO REDUCE WORD LINE TO WORD LINE BREAKDOWN FOR NAND FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12502630
|
Filing Dt:
|
07/14/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
ELECTRICAL COMPONENTS FOR MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12502771
|
Filing Dt:
|
07/14/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
NAND ARCHITECTURE MEMORY WITH VOLTAGE SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12502932
|
Filing Dt:
|
07/14/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
POWER SAVING SENSING SCHEME FOR SOLID STATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12503685
|
Filing Dt:
|
07/15/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12504029
|
Filing Dt:
|
07/16/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
PHASE CHANGE MEMORY IN A DUAL INLINE MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12504292
|
Filing Dt:
|
07/16/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
NON-VOLATILE MULTILEVEL MEMORY CELLS WITH DATA READ OF REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12504385
|
Filing Dt:
|
07/16/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
WAFER PROCESSING INCLUDING FORMING TRENCH ROWS AND COLUMNS AT LEAST ONE OF WHICH HAS A DIFFERENT WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12505886
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR MINIMIZING NUMBER OF PROGRAMMING PULSES USED TO PROGRAM ROWS OF NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12505909
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR SELECTIVELY LIMITING PEAK POWER CONSUMPTION DURING PROGRAMMING OR ERASE OF NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12505963
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
HAFNIUM LANTHANIDE OXYNITRIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12506000
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
DELAY LINE OFF-STATE CONTROL WITH POWER REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12507475
|
Filing Dt:
|
07/22/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12509350
|
Filing Dt:
|
07/24/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROGRAMMING NON-VOLATILE MEMORY CELLS BASED ON PROGRAMMING OF PROXIMATE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12509739
|
Filing Dt:
|
07/27/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
MEMORY BLOCK TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
12510633
|
Filing Dt:
|
07/28/2009
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
MEMORY DEVICE WITH PIN REGISTER TO SET INPUT/OUTPUT DIRECTION AND BITWIDTH OF DATA SIGNALS.
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12512579
|
Filing Dt:
|
07/30/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
DEVICES FOR SHIELDING A SIGNAL LINE OVER AN ACTIVE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12512765
|
Filing Dt:
|
07/30/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
ENHANCED BLOCK COPY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12512907
|
Filing Dt:
|
07/30/2009
|
Title:
|
NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12533146
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
CMOS IMAGER WITH INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12533543
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
METHOD OF SELECTIVELY DEPOSITING MATERIALS ON A SUBSTRATE USING A SUPERCRITICAL FLUID
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12534054
|
Filing Dt:
|
07/31/2009
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
USE OF DILUTE STEAM AMBIENT FOR IMPROVEMENT OF FLASH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12534792
|
Filing Dt:
|
08/03/2009
|
Title:
|
SELECTIVE REFRESH OF SINGLE BIT MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12535092
|
Filing Dt:
|
08/04/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
SELF-IDENTIFYING STACKED DIE SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12536551
|
Filing Dt:
|
08/06/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
PROCESS FOR ENHANCING SOLUBILITY AND REACTION RATES IN SUPERCRITICAL FLUIDS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12537356
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12537470
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
METHODS OF MAKING A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12538559
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS FOR INDEPENDENT OUTPUT DRIVE STRENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12538607
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
PACKET DECONSTRUCTION/RECONSTRUCTION AND LINK-CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12538680
|
Filing Dt:
|
08/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
TECHNIQUES FOR FABRICATING A NON-PLANAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12538990
|
Filing Dt:
|
08/11/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
MEMORY DEVICE WITH HIGH DIELECTRIC CONSTANT GATE DIELECTRICS AND METAL FLOATING GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12539317
|
Filing Dt:
|
08/11/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
DYNAMICALLY ADJUSTING OPERATION OF A CIRCUIT WITHIN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
12539771
|
Filing Dt:
|
08/12/2009
|
Title:
|
DAISY CHAINING NONVOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
12542528
|
Filing Dt:
|
08/17/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
HIGH-SPEED WIRELESS SERIAL COMMUNICATION LINK FOR A STACKED DEVICE CONFIGURATION USING NEAR FIELD COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
12544773
|
Filing Dt:
|
08/20/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
Semiconductor Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
12545196
|
Filing Dt:
|
08/21/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
VIAS AND CONDUCTIVE ROUTING LAYERS IN SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12545689
|
Filing Dt:
|
08/21/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
BOOTING IN SYSTEMS HAVING DEVICES COUPLED IN A CHAINED CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12546258
|
Filing Dt:
|
08/24/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
MULTI-PORT MEMORY AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12546387
|
Filing Dt:
|
08/24/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
VARIABLE RESISTANCE MEMORY DEVICE WITH AN INTERFACIAL ADHESION HEATING LAYER, SYSTEMS USING THE SAME AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12546466
|
Filing Dt:
|
08/24/2009
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
METHODS OF FORMING A MASKING PATTERN FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12546938
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12547102
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
SELECTIVE THRESHOLD VOLTAGE VERIFICATION AND COMPACTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12547130
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
METHODS OF STORING MULTIPLE DATA-BITS IN A NON-VOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12547209
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
METHODS AND MEMORY DEVICES FOR REPAIRING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12547218
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
PROGRAM AND READ TRIM SETTING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12547280
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS FOR DEALING WITH THRESHOLD VOLTAGE CHANGE IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12547337
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
3D MEMORY DEVICES DECODING AND ROUTING SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12547338
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
BIAS CIRCUIT AND AMPLIFIER PROVIDING CONSTANT OUTPUT CURRENT FOR A RANGE OF COMMON MODE INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12548193
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
CHARGE-TRAP BASED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12548375
|
Filing Dt:
|
08/26/2009
|
Title:
|
FULL CHIP WEAR LEVELING IN MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
12548883
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
DIE LOCATION COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12549200
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
INPUT-OUTPUT LINE SENSE AMPLIFIER HAVING ADJUSTABLE OUTPUT DRIVE CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12550229
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
HIGH RESOLUTION PRINTING TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12550770
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
DEVICE TO DEVICE FLOW CONTROL WITHIN A CHAIN OF DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12550911
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR TRANSMITTING DATA PACKETS IN A COMPUTER SYSTEM HAVING A MEMORY HUB ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
12550971
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
ELECTRONIC DEVICES INCLUDING BARIUM STRONTIUM TITANIUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12550989
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
MEMORY HUB ARCHITECTURE HAVING PROGRAMMABLE LANE WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12551023
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
TITANIUM-DOPED INDIUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12551383
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
METHOD OF PROGRAMMING A MULTI-LEVEL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12551876
|
Filing Dt:
|
09/01/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
WRITE LATENCY TRACKING USING A DELAY LOCK LOOP IN A SYNCHRONOUS DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12552246
|
Filing Dt:
|
09/01/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MAINTENANCE PROCESS TO ENHANCE MEMORY ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12552601
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
APPARATUS AND METHODS FOR PROGRAMMING MULTILEVEL-CELL NAND MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12552743
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
SMALL UNIT INTERNAL VERIFY READ IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
12552879
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
METHODS OF FORMING A REVERSED PATTERN IN A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12553792
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
CIRCUITS AND METHODS FOR CLOCK SIGNAL DUTY-CYCLE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12553856
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR AN ASYNCHRONOUS DATA BUFFER HAVING BUFFER WRITE AND READ POINTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12555574
|
Filing Dt:
|
09/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
STORAGE CAPACITY STATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12556266
|
Filing Dt:
|
09/09/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
CAPACITORS INCLUDING AT LEAST TWO PORTIONS OF A METAL NITRIDE MATERIAL, METHODS OF FORMING SUCH STRUCTURES, AND SEMICONDUCTOR DEVICES INCLUDING SUCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12556750
|
Filing Dt:
|
09/10/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
DATA SERIALIZER APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12556941
|
Filing Dt:
|
09/10/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
DATA LINE MANAGEMENT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12556970
|
Filing Dt:
|
09/10/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
METHOD FOR PROGRAMMING OF MEMORY CELLS, IN PARTICULAR OF THE FLASH TYPE, AND CORRESPONDING PROGRAMMING ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12557198
|
Filing Dt:
|
09/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
METHODS AND APPARATUSES FOR TRANSFERRING HEAT FROM STACKED MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12557334
|
Filing Dt:
|
09/10/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
DATA SECURITY FOR DIGITAL DATA STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
12557723
|
Filing Dt:
|
09/11/2009
|
Title:
|
DUAL MODE CLOCK AND DATA SCHEME FOR MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
12557776
|
Filing Dt:
|
09/11/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
AUTONOMOUS MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
12557856
|
Filing Dt:
|
09/11/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
AUTONOMOUS MEMORY SUBSYSTEM ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12557879
|
Filing Dt:
|
09/11/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
MEMORY ADDRESS REPAIR WITHOUT ENABLE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12559275
|
Filing Dt:
|
09/14/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
MEMORY KINK CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12560103
|
Filing Dt:
|
09/15/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
INTERCONNECTING BIT LINES IN MEMORY DEVICES FOR MULTIPLEXING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12560135
|
Filing Dt:
|
09/15/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
REAL-TIME EXPOSURE CONTROL FOR AUTOMATIC LIGHT CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12561692
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
SENSING FOR ALL BIT LINE ARCHITECTURE IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12561994
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
Title:
|
ASSEMBLIES COMPRISING MAGNETIC ELEMENTS AND MAGNETIC BARRIER OR SHIELDING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12562635
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS OF FORMING SEMICONDUCTOR DEVICES HAVING DIFFUSION REGIONS OF REDUCED WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12563596
|
Filing Dt:
|
09/21/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
HAFNIUM TANTALUM TITANIUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12563862
|
Filing Dt:
|
09/21/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
HIGH DENSITY STACKED DIE ASSEMBLIES, STRUCTURES INCORPORATED THEREIN AND METHODS OF FABRICATING THE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12564265
|
Filing Dt:
|
09/22/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
METHODS OF READING AND USING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12564417
|
Filing Dt:
|
09/22/2009
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12564534
|
Filing Dt:
|
09/22/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
PROGRAMMABLE CAPACITOR ASSOCIATED WITH AN INPUT/OUTPUT PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12565211
|
Filing Dt:
|
09/23/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
ZINC OXIDE DIODES FOR OPTICAL INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12565294
|
Filing Dt:
|
09/23/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
LOCALIZED BIASING FOR SILICON ON INSULATOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12565557
|
Filing Dt:
|
09/23/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING SQUARE CUTS IN SINGLE CRYSTAL SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12565655
|
Filing Dt:
|
09/23/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
DATA CAPTURE SYSTEM AND METHOD, AND MEMORY CONTROLLERS AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12566202
|
Filing Dt:
|
09/24/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL READ FAILURE REDUCTION
|
|